전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SIO1007 데이터시트(PDF) 9 Page - Microchip Technology

부품명 SIO1007
상세설명  LPC Super I/O LPC IrDA Hot Docking Chip with UART
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SIO1007 데이터시트(HTML) 9 Page - Microchip Technology

Back Button SIO1007 Datasheet HTML 5Page - Microchip Technology SIO1007 Datasheet HTML 6Page - Microchip Technology SIO1007 Datasheet HTML 7Page - Microchip Technology SIO1007 Datasheet HTML 8Page - Microchip Technology SIO1007 Datasheet HTML 9Page - Microchip Technology SIO1007 Datasheet HTML 10Page - Microchip Technology SIO1007 Datasheet HTML 11Page - Microchip Technology SIO1007 Datasheet HTML 12Page - Microchip Technology SIO1007 Datasheet HTML 13Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 108 page
background image
 2005 - 2015 Microchip Technology Inc.
DS00002020A-page 9
SIO1007
55
nRTS1
(SYSOPT0)
Active low Request to Send outputs for
the Serial Port. Handshake output
signal notifies modem that the UART is
ready to transmit data. This signal can
be programmed by writing to bit 1 of
the Modem Control Register (MCR).
The hardware reset will reset the nRTS
signal to inactive mode (high). nRTS is
forced inactive during loop mode
operation.
At the deasserting edge of PCIRST#,
the nRTS pin is latched to determine
the configuration base address: 0 =
Index Base I/O Address bits A[7:0]= 2E
Hex; 1 = Index Base I/O Address bits
A[7:0]==4E Hex.
O8
N/A
VCC
4-2
53
TXD1
Transmit serial data output for port 1.
O12
N/A
VCC
56
nCTS1
Active low Clear to Send inputs for the
serial port. Handshake signal which
notifies the UART that the modem is
ready to receive data. The CPU can
monitor the status of nCTS signal by
reading bit 4 of Modem Status Register
(MSR). A nCTS signal state change
from low to high after the last MSR read
will set MSR bit 0 to a 1. If bit 3 of the
Interrupt Enable Register is set, the
interrupt is generated when nCTS
changes state. The nCTS signal has no
effect on the transmitter.
Note:
Bit 4 of MSR is the
complement of nCTS.
I
VCC
N/A
57
nDTR1
(SYSOPT1)
Active low Data Terminal Ready
outputs for the serial port. Handshake
output signal notifies modem that the
UART is ready to establish data
communication link. This signal can be
programmed by writing to bit 0 of
Modem Control Register (MCR). The
hardware reset will reset the nDTR
signal to inactive mode (high). nDTR is
forced inactive during loop mode
operation.
At the deasertting edge of PCIRST#,
the nDTR1 pin is latched to determine
the configuration base address: 0 =
Index Base I/O Address bits A[15:8]=00
Hex; 1 = Index Base I/O Address bits
A[15:8]= 16 Hex.
OP14
N/A
VCC
4-2
TABLE 4-1:
PIN FUNCTIONS (CONTINUED)
STQFP
Pin #
Name
Description
Buffer
Name
Input
Buffer
Power
Well
Output
Buffer
Power
Well
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com