전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

SIO1007 데이터시트(PDF) 86 Page - Microchip Technology

부품명 SIO1007
상세설명  LPC Super I/O LPC IrDA Hot Docking Chip with UART
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SIO1007 데이터시트(HTML) 86 Page - Microchip Technology

Back Button SIO1007 Datasheet HTML 82Page - Microchip Technology SIO1007 Datasheet HTML 83Page - Microchip Technology SIO1007 Datasheet HTML 84Page - Microchip Technology SIO1007 Datasheet HTML 85Page - Microchip Technology SIO1007 Datasheet HTML 86Page - Microchip Technology SIO1007 Datasheet HTML 87Page - Microchip Technology SIO1007 Datasheet HTML 88Page - Microchip Technology SIO1007 Datasheet HTML 89Page - Microchip Technology SIO1007 Datasheet HTML 90Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 108 page
background image
SIO1007
DS00002020A-page 86
 2005 - 2015 Microchip Technology Inc.
Note 18-10
The Configuration Port is at either 0x002E, 0x004E, 0x162E or 0x164E (controlled by the
SYSOPT[1:0] Strap options) at power up and can be relocated via CR12 and CR13.
Note 18-11
The UART and IR Power Register at CR02 Power Control bits disable the respective logical device
and associated pins, however the power control bit does not disable the selected address range for
the logical device. To disable the host address registers software must clear the activate bits in
CR3A, the Logical Device Activate Register. Devices that are powered down and still activated will
participate in Plug-and-Play range checking.
Config. Port
CR12 - CR13 See
Note 18-10
[0x0000:0x07FE]
On 2-byte boundaries
See Configuration Registers in Table 18-
3. They are accessed through the index
and DATA ports located at the
Configuration Port address and the
Configuration Port address +1
respectively.
LPC Docking
CR3B-3C
See Note 18-9 on
page 84
[0x0000:0x0FFF]
On single byte boundaries
+0 : Docking LPC Switch Register
TABLE 18-54: I/O BASE ADDRESS CONFIGURATION REGISTER DESCRIPTION (CONTINUED)
Logical Device
Register Index
Base I/O Range
Fixed Base Ofsets



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com