| 전자부품 데이터시트 검색엔진 |
|
TMS320DM355CZCEA13 데이터시트(PDF) 126 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320DM355CZCEA13 데이터시트(HTML) 126 Page - Texas Instruments |
|
126 / 163 page ![]() PCLK (PositiveEdgeClocking) PCLK (NegativeEdgeClocking) 7,9 HD/VD CI[7:0]/YI[7:0]/ CCD[13:0] 8,10 11 12 5 6 CAM_WEN_FIELD PCLK (PositiveEdgeClocking) 15 16 23 24 CI[7:0]/YI[7:0]/ CCD[13:0] CAM_WEN_FIELD PCLK (PositiveEdgeClocking) TMS320DM355 SPRS463G – SEPTEMBER 2007 – REVISED JUNE 2010 www.ti.com Figure 5-24. VPFE (CCD) Slave Mode Input Data Timing Table 5-19. Timing Requirements for VPFE (CCD) Master Mode(1) (see Figure 5-25) DM355 NO. PARAMETER UNIT MIN MAX 15 tsu(CCDV-PCLK) Setup time, CCD valid before PCLK edge 3 ns 16 th(PCLK-CCDV) Hold time, CCD valid after PCLK edge 2 ns 23 tsu(CAM_WEN_FIELDV-PCLK) Setup time, CAM_WEN_FIELD valid before PCLK edge 3 ns 24 th(PCLK-CAM_WEN_FIELDV) Hold time, CAM_WEN_FIELD valid after PCLK edge 2 ns (1) The VPFE may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode the rising edge of PCLK is referenced. When in negative edge clocking mode the falling edge of PCLK is referenced. Figure 5-25. VPFE (CCD) Master Mode Input Data Timing 126 DM355 Peripheral Information and Electrical Specifications Copyright © 2007–2010, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): TMS320DM355 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |