전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TMS320DM355CZCEA13 데이터시트(PDF) 129 Page - Texas Instruments

부품명 TMS320DM355CZCEA13
상세설명  Digital Media System-on-Chip (DMSoC)
PDF  163 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320DM355CZCEA13 데이터시트(HTML) 129 Page - Texas Instruments

Back Button TMS320DM355CZCEA13 Datasheet HTML 125Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 126Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 127Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 128Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 129Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 130Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 131Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 132Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 133Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 163 page
background image
1
PCLK
2
3
7
5
6
4
8
EXTCLK
4
8
TMS320DM355
www.ti.com
SPRS463G – SEPTEMBER 2007 – REVISED JUNE 2010
•
Master/Slave Operation
•
Internal Color Bar Generation (100%/75%)
•
YUV/RGB modes support HDTV output (720p/1080i) with 74.25 MHz external clock input
5.9.2.3
VPBE Electrical Data/Timing
Table 5-21. Timing Requirements for VPBE CLK Inputs (see Figure 5-27)
DM355
NO.
PARAMETER
UNIT
MIN
MAX
1
tc(PCLK)
Cycle time, PCLK(1)
13.33
160
ns
2
tw(PCLKH)
Pulse duration, PCLK high
5.7
ns
3
tw(PCLKL)
Pulse duration, PCLK low
5.7
ns
4
tt(PCLK)
Transition time, PCLK
3
ns
5
tc(EXTCLK)
Cycle time, EXTCLK
13.33
160
ns
6
tw(EXTCLKH)
Pulse duration, EXTCLK high
5.7
ns
7
tw(EXTCLKL)
Pulse duration, EXTCLK low
5.7
ns
8
tt(EXTCLK)
Transition time, EXTCLK
3
ns
(1)
For timing specifications relating to PCLK see Table 5-17 , Timing Requirements for VPFE PCLK Master/Slave Mode.
Figure 5-27. VPBE PCLK and EXTCLK Timing
Table 5-22. Timing Requirements for VPBE Control Input With Respect to PCLK and EXTCLK(1) (2) (3) (see
Figure 5-28)
DM355
NO.
PARAMETER
UNIT
MIN
MAX
9
tsu(VCTLV-VCLKIN)
Setup time, VCTL valid before VCLKIN edge
2
ns
10
th(VCLKIN-VCTLV)
Hold time, VCTL valid after VCLKIN edge
1
ns
(1)
The VPBE may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode, the
rising edge of VCLKIN is referenced. When in negative edge clocking mode, the falling edge of VCLKIN is referenced.
(2)
VCTL = HSYNC, VSYNC, and FIELD
(3)
VCLKIN = PCLK or EXTCLK
Copyright © 2007–2010, Texas Instruments Incorporated
DM355 Peripheral Information and Electrical Specifications
129
Submit Documentation Feedback
Product Folder Link(s): TMS320DM355



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com