PC87591L datasheet(262/437 Pages) NSC

262 / 437 page

Embedded Controller Modules (Continued)

www.national.com

262

Revision 1.07

4.19.8 TAP Data Registers, Flash Interface

This section describes the flash interface registers available to the host through the flash interface. The bit ordering is as

described in “TAP Data Registers, Debugger Interface” on page 260.

Flash Control and Status Register (FL_CT_ST)

FL_CT_ST is a shift register that enables reading from the Flash Status register and writing to the Flash Control register.

The Flash Status register is read in Capture-DR state; the Flash Control register is updated in Update-DR state. The con-

nection of the register to the serial chain is shown in Figure 87. The Control and Status registers are reset at Power-Up and

TAP resets only.

Flash Status

Type: Varies per bit

Bit

76543210

Name

FMPRGE

BLFF

FLAEN

FMDERR

FMBFULL

FMBUSY

FMPERR

FMEERR

Reset

00000100

Bit

Name

JTFIE

DISVRF

Reserved

FMSPERE

FMSERE

FMPERE

Reset

00000000

Bit

Type

Description

R/W1C FMEERR (Flash Memory Erase Error). Indicates an error in erasing to the flash. It is cleared by

writing 1 to FMEERR bit in the Control register. This bit may be cleared only when FMBUSY bit is

cleared (0).

0: No program error detected (default)

1: An error occurred during erase

This bit may be cleared only when FMBUSY bit is cleared (0).

R/W1C FMPERR (Flash Memory Program Error). Indicates an error in writing to the ﬂash. It is cleared by

writing 1 to FMPERR bit in the Control register. This bit may be cleared only when FMBUSY bit is

cleared (0).

0: No program error detected (default)

1: An error occurred during program

2RO

FMBUSY (Flash Memory Busy).

0: The embedded flash is ready to accept operations if no error flag is set

1: The embedded flash is not accessible because the PC87591x clocks are not ready or the embedded

ﬂash is busy programing or erasing

3RO

FMBFULL (Flash Double-Buffer Full).

0: There is at least one empty word in the flash double buffer

1: The double-buffer is full

Figure 87. Flash Control and Status Register

TDI

TDO

Flash Control Status

FL_CR_ST

PC87591L 데이터시트(PDF) 262 Page - National Semiconductor (TI)

PC87591L 데이터시트(HTML) 262 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL