전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PC87591L 데이터시트(PDF) 388 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 PC87591L
상세설명  LPC Mobile Embedded Controllers
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87591L 데이터시트(HTML) 388 Page - National Semiconductor (TI)

Back Button PC87591L Datasheet HTML 384Page - National Semiconductor (TI) PC87591L Datasheet HTML 385Page - National Semiconductor (TI) PC87591L Datasheet HTML 386Page - National Semiconductor (TI) PC87591L Datasheet HTML 387Page - National Semiconductor (TI) PC87591L Datasheet HTML 388Page - National Semiconductor (TI) PC87591L Datasheet HTML 389Page - National Semiconductor (TI) PC87591L Datasheet HTML 390Page - National Semiconductor (TI) PC87591L Datasheet HTML 391Page - National Semiconductor (TI) PC87591L Datasheet HTML 392Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 388 / 437 page
background image
7.0 Device Specifications (Continued)
www.national.com
388
Revision 1.07
7.6.4
BIU Timing
Symbol
Figure
Description
Reference Conditions
Min
Max
Unit
BIU Input Timing
t1
134, 136 to
138
Input setup time
D0-15
Before RE CLK
15
ns
t2
134, 136 to
138
Input hold time
D0-15
After RE CLK
0
ns
BIU Output Timing
t3
134 to 139
Output valid time
A0-17, BE0,1CBRD, D0-15
After RE CLK
14
ns
t4
134 to 139
Output valid time
BST0-2
After RE CLK
0.5 * tCLK
+14ns
-
t5
134 to 138
Output active/inactive time
RD, SEL0-1, SELIO
After RE CLK
14
ns
t6
134, 135
Output active/inactive time
WR0-1
After RE CLK
0.5 * tCLK
+14ns
-
t7
136
Minimum inactive time
RD
After RE RD
tCLK − 5ns
-
t8
134, 135
Output float time
A0-17, D0-15,RD, SEL0-
1,SELIO,WR0-1
After RE CLK
14
ns
t9
134, 135
Minimum delay time
From RE RD to
D0-15 drive
tCLK − 8ns
-
t10
135
Minimum delay time
From RE RD to RE SELn
0
ns
t11
135
Minimum delay time
From RE SELx to FE SELy0
ns
t12
134 to 139
Output hold time
A0-17, BE0-1, CBRD, D0-
15, RD, SEL0-1, SELIO
After RE CLK
0
ns
t13
134 to 139
Output hold time
BST0-2,WR0-1
After RE CLK
0.5 * tCLK
− 4ns
-
t14
135
D0-15 valid in late write
bus cycles
Before RE WR0-1
(K + 0.5) *
tCLK − 8ns
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com