전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

PC87591L 데이터시트(PDF) 406 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 PC87591L
상세설명  LPC Mobile Embedded Controllers
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87591L 데이터시트(HTML) 406 Page - National Semiconductor (TI)

Back Button PC87591L Datasheet HTML 402Page - National Semiconductor (TI) PC87591L Datasheet HTML 403Page - National Semiconductor (TI) PC87591L Datasheet HTML 404Page - National Semiconductor (TI) PC87591L Datasheet HTML 405Page - National Semiconductor (TI) PC87591L Datasheet HTML 406Page - National Semiconductor (TI) PC87591L Datasheet HTML 407Page - National Semiconductor (TI) PC87591L Datasheet HTML 408Page - National Semiconductor (TI) PC87591L Datasheet HTML 409Page - National Semiconductor (TI) PC87591L Datasheet HTML 410Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 406 / 437 page
background image
7.0 Device Specifications (Continued)
www.national.com
406
Revision 1.07
7.6.15 LCLK and RESET1-2
Figure 166. LCLK Waveform
Symbol
Parameter
Min
Max
Units
tCYC
1
1. The PCI may have any clock frequency between nominal DC and 33 MHz. Device operational parameters at fre-
quencies under 16 MHz may be guaranteed by design rather than by testing. The clock frequency may be
changed at any time during the operation of the system as long as the clock edges remain “clean” (monotonic)
and the minimum cycle and high and low times are not violated. The clock may only be stopped in a low state.
LCLK Cycle Time
30
ns
tHIGH
LCLK High Time
11
ns
tLOW
LCLK Low Time
11
ns
-
LCLK Slew Rate2
2. Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met across
the minimum peak-to-peak portion of the clock wavering as shown below.
1
4
V/ns
-
RESET1-2 Slew Rate3
3. The minimum RESET1-2 slew rate applies only to the rising (de-assertion) edge of the reset signal, and ensures
that system noise cannot render an otherwise monotonic signal to appear to bounce in the switching range.
50
mV/ns
0.6 VDD
0.2 VDD
0.5 VDD
0.4 VDD
0.3 VDD
0.4 VDD P-to-P
(minimum)
tHIGH
tLOW
tCYC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com