| 전자부품 데이터시트 검색엔진 |
|
GXM 데이터시트(PDF) 84 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
GXM 데이터시트(HTML) 84 Page - National Semiconductor (TI) |
|
84 / 244 page ![]() www.national.com 84 Revision 3.1 Processor Programming (Continued) that no internal SMIs are generated in SMM, so the pro- cessor ignores such events. If the internal and external SMI signals are received simultaneously, then the internal SMI is given priority to avoid losing the event. The state diagram of the SMI_NEST and Nested SMI Sta- tusbits are shown inFigure3-11witheachstate explained next. A. When the processor is outside of SMM, Nested SMI Status is always clear and SMI_NEST is set high. B. The first-level SMI interrupt is received by the processor. The microcode clears SMI_NEST, sets Nested SMI Status high and saves the previous value of Nested SMI Status (0) in the SMI header. C. The first-level SMI handler saves the header and sets SMI_NEST high to re-enable SMI interrupts from SMM. D. A second-level (nested) SMI interrupt is received by the processor. This SMI is taken even though the processor is in SMM because the SMI_NEST bit is set high. The microcode clears SMI_NEST, sets Nested SMI Status high and saves the previous value of Nested SMI Status (1) in the SMI header. E. The second-level SMI handler saves the header and sets SMI_NEST to re-enable SMI interrupts within SMM. Another level of nesting could occur during this period. F. The second-level SMI handler clears SMI_NEST to disable SMI interrupts, then restores its SMI header. G. The second-level SMI handler executes an RSM. The microcode sets SMI_NEST, and restores the Nested SMI Status (1) based on the SMI header. H. The first-level SMI handler clears SMI_NEST to disable SMI interrupts, then restores its SMI header. I. The first-level SMI handler executes an RSM. The microcode sets SMI_NEST high and restores the Nested SMI Status (0) based on the SMI header. When the processor is outside of SMM, Nested SMI Sta- tus is always clear and SMI_NEST is set high. Figure 3-11. SMI Nesting State Machine SMI_NEST Nested SMI Status AB C D E F G H I |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |