GXM datasheet(172/244 Pages) NSC

172 / 244 page

www.national.com

172

Revision 3.1

Virtual Subsystem Architecture (Continued)

5.2.5

Virtual VGA Register Descriptions

This section describes the registers contained in the

graphics pipeline used for VGA emulation. The graphics

pipeline

maps

200h

locations

starting

GX_BASE+8100h. Refer to Section 4.1.2 “Control Regis-

ters” on page 94 for instructions on accessing these regis-

ters.

The registers are summarized in Table 5-4, followed by

detailed bit formats in Table 5-5 on page 173.

Table 5-4. Virtual VGA Register Summary

GX_BASE+

Memory Offset

Type

Function

Default Value

8210h-8213h

R/W

GP_VGA_BASE VGA

Graphics Pipeline VGA Memory Base Address Register — Specifies the offset

of the VGA memory, starting from the base of graphics memory.

xxxxxxxxh

8214h-8217h

R/W

GP_VGA_LATCH

Graphics Pipeline VGA Display Latch Register — Provides a memory mapped

way to read or write the VGA display latch.

xxxxxxxxh

8140h-8143h

R/W

GP_VGA_WRITE

Graphics Pipeline VGA Write Patch Control Register — Controls the VGA mem-

ory write path in the graphics pipeline.

xxxxxxxxh

8144h-8147h

R/W

GP_VGA_READ

Graphics Pipeline VGA Read Patch Control Register — Controls the VGA mem-

ory read path in the graphics pipeline.

00000000h

GXM 데이터시트(PDF) 172 Page - National Semiconductor (TI)

GXM 데이터시트(HTML) 172 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL