전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

GXM 데이터시트(PDF) 187 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 GXM
상세설명  Geode??GXm Processor Integrated x86 Solution with MMX Support
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

GXM 데이터시트(HTML) 187 Page - National Semiconductor (TI)

Back Button GXM Datasheet HTML 183Page - National Semiconductor (TI) GXM Datasheet HTML 184Page - National Semiconductor (TI) GXM Datasheet HTML 185Page - National Semiconductor (TI) GXM Datasheet HTML 186Page - National Semiconductor (TI) GXM Datasheet HTML 187Page - National Semiconductor (TI) GXM Datasheet HTML 188Page - National Semiconductor (TI) GXM Datasheet HTML 189Page - National Semiconductor (TI) GXM Datasheet HTML 190Page - National Semiconductor (TI) GXM Datasheet HTML 191Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 187 / 244 page
background image
Revision 3.1
187
www.national.com
Electrical Specifications (Continued)
Figure 7-1 SYSCLK Timing and Measurement Points
Table 7-7. Clock Signals
Symbol
ParameterT
180 MHz (6x)
(Note)
200 MHz (6x)
(Note)
233 MHz (7x)
(Note)
266 MHz (8x)
(Note)
Units
Min
Max
Min
Max
Min
Max
Min
Max
t1
SYSCLK Period
33.3
30.0
30.0
30.0
ns
t2
SYSCLK Period Stability
±250
±250
±250
±250
ps
t3
SYSCLK High Time
10
10
10
10
ns
t4
SYSCLK Low Time
10
10
10
10
ns
t5
SYSCLK Fall Time
0.15
2.0
0.15
2.0
0.15
2.0
0.15
2.0
ns
t6
SYSCLK Rise Time
0.15
2.0
0.15
2.0
0.15
2.0
0.15
2.0
ns
t7
DCLK Period
7.3
7.3
7.3
7.3
ns
t8
DCLK Rise/Fall Time
3.0
3.0
3.0
3.0
ns
t9
SDCLK_OUT,
SDCLK[3:0] Period
14.5
19.5
13
17
11
16
10
13
ns
t10
SDCLK_OUT,
SDCLK[3:0] High Time
7.5
6.5
5.5
5
ns
t11
SDCLK_OUT,
SDCLK[3:0] Low Time
7.5
6.5
5.5
5
ns
t12
SDCLK_OUT,
SDCLK[3:0] Fall Time
0.15
2.0
0.15
2.0
0.15
2.0
0.15
2.0
ns
t13
SDCLK_OUT,
SDCLK[3:0] Rise Time
0.15
2.0
0.15
2.0
0.15
2.0
0.15
2.0
ns
Note: SDCLK timings (t9-t13) assume an SDCLK that is a "divide by 3" from the internal core clock. Hence:
180 MHz (6x) = 60.0 MHz SDCLK
200 MHz (6x) = 66.7 MHz SDCLK
233 MHz (7x) = 77.7 MHz SDCLK
266 MHz (8x) = 88.7 MHz SDCLK
SYSCLK
1.5V
VIH (Min)
VIL (Max)
t3
t1
t6
t5
t4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com