전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MT9072AB 데이터시트(PDF) 181 Page - Zarlink Semiconductor Inc

부품명 MT9072AB
상세설명  Octal T1/E1/J1 Framer
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ZARLINK [Zarlink Semiconductor Inc]
홈페이지  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

MT9072AB 데이터시트(HTML) 181 Page - Zarlink Semiconductor Inc

Back Button MT9072AB Datasheet HTML 177Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 178Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 179Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 180Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 181Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 182Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 183Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 184Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 185Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 181 / 275 page
background image
MT9072
Data Sheet
181
Zarlink Semiconductor Inc.
17.2.4
Master Status Registers (Y10 - Y1A) Bit Functions
Tables 158 to 172 describe the bit functions of each of the Master Status Registers in the MT9072 in E1 mode.
Each register is repeated for each of the 8 framers. Framer 0 is addressed with Y=0, Framer 1 with Y=1, Framer 2
with Y=2 and so on up to Framer 7 with Y=7 (where Y represents the 4 most significant address bits (MSB)
A11-A8).
1E4CK
(0)
Extracted 4 Data Link Clock. If one, the RxDLC pin outputs an ST-BUS type 4.096 MHz
clock signal derived from a doubled 2.048 MHz clock signal at the EXCLi pin. This clock is
synchronous with the receive data before it passes through the elastic buffer at the RxDL pin,
or at the DSTo pin if control bit ELAS (register address Y03) is disabled. If zero, the RxDLC pin
operates as a receive data link clock or enable signal as programmed by control bit DLCK
(register address Y08).
0DLCK
(0)
Data Link Clock. If one, the TxDLC and RxDLC pins output a gapped clock. If zero, the
TxDLC and RxDLC pins output an active low enable signal. The above only applies for the
national bits enabled for DL pin operation (by the Sa4-8 bits of register address Y03). See
Figures 30 to 34.
Bit
Name
Functional Description
15-8
#
not used.
7-0
RXIDC
7-0
(0)
Receive Idle Code. This is the idle code that is sent on the DSTochannels if the per timeslot
control bit MPDR is set(Y90-YAF). Note that bit 7 is sent out first.
Table 151 - Receive Idle Code Register(Y09) (E1)
Bit
Name
Functional Description
15-8
#
not used.
7-0
TXIDC
7-0
(0)
Transmit Idle Code. This is the idle code that is sent on the PCM30 channels if the per timeslot
control bit MPDT is set(Y90-YAF)
Table 152 - Transmit Idle Code Register(Y0A) (E1)
Bit
Name
Functional Description
Table 150 - DataLink Control Register (R/W Address Y08) (E1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com