MT9072AB datasheet(178/275 Pages) ZARLINK

178 / 275 page

MT9072

Data Sheet

178

Zarlink Semiconductor Inc.

Bit

Name

Functional Description

15-12

not used.

11-7

HCH4-0

(0)

HDLC Channel 4-0. This 5 bit number specifies the channel time HDLC will be attached to

if enabled. Channel 1 is the first channel in the frame. Channel 31 is the last channel

available in a E1 frame. If enabled in a channel, HDLC data will be substituted for data from

DSTi on the transmit side. Receive data is extracted from the incoming line data before the

elastic buffer and decoded by the HDLC receiver. This bits are relevant if HPAYSEL is set.

HPAYSEL

(0)

HDLC Payload Select. Set this bit to 1 to attach HDLC0 to a payload timeslot, if zero it is

attached to the Facility data link in Timeslot 0 in accordance with selections in Y08.

5-3

not used

TS31E

(0)

Time Slot 31 CST Enable. If one, the transmit PCM30 link timeslot 31 data will be sourced

from a CSTi timeslot as selected by control bits 31C4 to 31C0 of register address Y07. And,

the receive PCM30 link timeslot 31 data will be sourced to both DSTo timeslot 31 and to the

above selected CSTo timeslot. This feature is used to link PCM30 CCS data to an external

HDLC device through the CSTo and CSTi pins. If zero, the transmit PCM30 link timeslot 31

data will be sourced from DSTi timeslot 31. And, the receive PCM30 link timeslot 31 data

will be sourced to DSTo timeslot 31 only.

CCS (CSIG =1 of register address Y03) must be selected for these operations to be valid.

TS16E

(0)

Time Slot 16 CST Enable. If one, the transmit PCM30 link timeslot 16 data will be sourced

from a CSTi timeslot as selected by control bits 16C4 to 16C0 of register address Y07. And,

the receive PCM30 link timeslot 16 data will be sourced to both DSTo timeslot 16 and to the

above selected CSTo timeslot. This feature is used to link PCM30 CCS data to an external

HDLC device through the CSTo and CSTi pins. If zero, the transmit PCM30 link timeslot 16

data will be sourced from DSTi timeslot 16. And, the receive PCM30 link timeslot 16 data

will be sourced to DSTo timeslot 16 only.

CCS (CSIG=1 of register address Y03) must be selected for these operations to be valid.

TS15E

(0)

Time Slot 15 CST Enable. If one, the transmit PCM30 link timeslot 15 data will be sourced

from a CSTi timeslot as selected by control bits 15C4 to 15C0 of register address Y07. And,

the receive PCM30 link timeslot 15 data will be sourced to both DSTo timeslot 15 and to the

above selected CSTo timeslot. This feature is used to link PCM30 CCS data to an external

HDLC device through the CSTo and CSTi pins. If zero, the transmit PCM30 link timeslot 15

data will be sourced from DSTi timeslot 15. And, the receive PCM30 link timeslot 15 data

will be sourced to DSTo timeslot 15 only.

CCS (CSIG=1 of register address Y03) must be selected for these operations to be valid.

Table 148 - HDLC & CCS ST-BUS Control Register (R/W Address Y06) (E1)

MT9072AB 데이터시트(PDF) 178 Page - Zarlink Semiconductor Inc

MT9072AB 데이터시트(HTML) 178 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL