MT9072AB datasheet(203/275 Pages) ZARLINK

203 / 275 page

MT9072

Data Sheet

203

Zarlink Semiconductor Inc.

Bit

Name

Functional Description

not used.

Sa5VI

Sa5 Value Bit Interrupt. This bit is one when the corresponding latched status bit (Sa5VL,

address Y46). This bit is cleared when either this register, or the latched status register is read.

Sa6V3I

Sa6V2I

Sa6V1I

Sa6V0I

Sa6 Value Bits 3-0 Interrupt. This bit is one when the corresponding latched status bit

(Sa6V*L, register address Y26) is set, and the corresponding mask bit is unmasked (Sa6V*M,

is read.

9Sa6N8I

Eight Consecutive Sa6 Nibbles Interrupt. This bit is one when the corresponding latched

status bit (Sa6N8L, register address Y26) is set, and the corresponding mask bit is unmasked

(Sa6N8M, register address Y46). This bit is cleared when either this register, or the latched

status register is read.

Sa6NI

Sa6 Nibble Change Interrupt. This bit is one when the corresponding latched status bit

(Sa6NL, register address Y26) is set, and the corresponding mask bit is unmasked (Sa6NM,

is read.

7SaNI

Sa Nibble Change Interrupt. This bit is one when the corresponding latched status bit (SaNL,

address Y46). This bit is cleared when either this register, or the latched status register is read.

Sa5TI

Sa5 Bit Change Interrupt. This bit is one when the corresponding latched status bit (Sa5TL,

address Y46). This bit is cleared when either this register, or the latched status register is read.

5SaTI

Sa Bit Change Interrupt. This bit is one when the corresponding latched status bit (SaTL,

address Y46). This bit is cleared when either this register, or the latched status register is read.

4CASRI

Receive Channel Associated Signaling (CAS) Interrupt. is bit is one when the

corresponding latched status bit (CASRL, register address Y24) is set, and the corresponding

mask bit is unmasked (CASRM, register address Y44). This bit is cleared when either this

3CALNI

CRC-4 Alignment 2 ms Timer Interrupt. This bit is one when the corresponding latched

status bit (CALNL, register address Y26) is set, and the corresponding mask bit is unmasked

(CALNM, register address Y46). This bit is cleared when either this register, or the latched

status register is read.

Table 180 - CAS, National, CRC-4 Local and Timer Interrupt Status Register (Address Y36) (E1)

MT9072AB 데이터시트(PDF) 203 Page - Zarlink Semiconductor Inc

MT9072AB 데이터시트(HTML) 203 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL