전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MT9072AB 데이터시트(PDF) 207 Page - Zarlink Semiconductor Inc

부품명 MT9072AB
상세설명  Octal T1/E1/J1 Framer
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ZARLINK [Zarlink Semiconductor Inc]
홈페이지  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

MT9072AB 데이터시트(HTML) 207 Page - Zarlink Semiconductor Inc

Back Button MT9072AB Datasheet HTML 203Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 204Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 205Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 206Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 207Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 208Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 209Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 210Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 211Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 207 / 275 page
background image
MT9072
Data Sheet
207
Zarlink Semiconductor Inc.
2
CSYNCM
(0)
Receive CRC-4 Synchronization Mask. This is the mask bit for the CSYNCI interrupt status
bit in the Sync (Sync, CRC-4 Remote, Alarms, MAS and Phase) Interrupt Status Register
(address Y34). If this mask bit is one, the corresponding interrupt bit will remain inactive. If this
mask bit is zero, the corresponding interrupt bit will function normally.
1
MSYNCM
(0)
Receive Multiframe Alignment Mask. This is the mask bit for the MSYNCI interrupt status
bit in the Sync (Sync, CRC-4 Remote, Alarms, MAS and Phase) Interrupt Status Register
(address Y34). If this mask bit is one, the corresponding interrupt bit will remain inactive. If this
mask bit is zero, the corresponding interrupt bit will function normally.
0
BSYNCM
(0)
Receive Basic Frame Alignment Mask. This is the mask bit for the BSYNCI interrupt status
bit in the Sync (Sync, CRC-4 Remote, Alarms, MAS and Phase) Interrupt Status Register
(address Y34). If this mask bit is one, the corresponding interrupt bit will remain inactive. If this
mask bit is zero, the corresponding interrupt bit will function normally.
Bit
Name
Functional Description
15
#
not used.
14
SLOM
(0)
Loss of Sync Counter Overflow Mask. This is the mask bit for the SLOI interrupt status bit
in the Counter (Counter Indication and Counter Overflow) Interrupt Status Register (address
Y35). If this mask bit is one, the corresponding interrupt bit will remain inactive. If this mask bit
is zero, the corresponding interrupt bit will function normally.
13
FEOM
(0)
Frame Alignment Signal (FAS) Error Counter Overflow Mask. This is the mask bit for the
FEOI interrupt status bit in the Counter (Counter Indication and Counter Overflow) Interrupt
Status Register (address Y35). If this mask bit is one, the corresponding interrupt bit will
remain inactive. If this mask bit is zero, the corresponding interrupt bit will function normally.
12
FEIM
(0)
Frame Alignment Signal (FAS) Error Counter Indication Mask. This is the mask bit for the
FEII interrupt status bit in the Counter (Counter Indication and Counter Overflow) Interrupt
Status Register (address Y35). If this mask bit is one, the corresponding interrupt bit will
remain inactive. If this mask bit is zero, the corresponding interrupt bit will function normally.
11
BEOM
(0)
Frame Alignment Signal (FAS) Bit Error Counter Overflow Mask. This is the mask bit for
the BEOI interrupt status bit in the Counter (Counter Indication and Counter Overflow)
Interrupt Status Register (address Y35). If this mask bit is one, the corresponding interrupt bit
will remain inactive. If this mask bit is zero, the corresponding interrupt bit will function
normally.
10
BEIM
(0)
Frame Alignment Signal (FAS) Bit Error Counter Indication Mask. This is the mask bit for
the BEII interrupt status bit in the Counter (Counter Indication and Counter Overflow) Interrupt
Status Register (address Y35). If this mask bit is one, the corresponding interrupt bit will
remain inactive. If this mask bit is zero, the corresponding interrupt bit will function normally.
9CEOM
(0)
CRC-4 Error Counter Overflow Mask. This is the mask bit for the CEOI interrupt status bit in
the Counter (Counter Indication and Counter Overflow) Interrupt Status Register (address
Y35). If this mask bit is one, the corresponding interrupt bit will remain inactive. If this mask bit
is zero, the corresponding interrupt bit will function normally.
Table 183 - Counter (Counter Indication and Counter Overflow) Interrupt Mask Register (Address Y45)
(E1)
Bit
Name
Functional Description
Table 182 - Sync (Sync, CRC-4 Remote, Alarms, MAS and Phase) Interrupt Mask Register (Address Y44)
(E1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com