 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MT9072AB 데이터시트(PDF) 247 Page - Zarlink Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
MT9072AB 데이터시트(HTML) 247 Page - Zarlink Semiconductor Inc |
|
|
247 / 275 page  MT9072 Data Sheet 247 Zarlink Semiconductor Inc. Figure 33 - ST-BUS 2.048 Mb/s Functional Timing Diagram Figure 34 - ST-BUS 2.048 Mb/s Timing AC Electrical Characteristics - ST-BUS 2.048 Mb/s Timing (T1 and E1) Characteristics Sym. Min. Typ. Max. Units Test Conditions 1C2i Clock Width High or Low tC2W 222 244 266 ns 2C4i Clock Width High or Low tC4W 100 122 144 ns 3 Frame Pulse Setup tFPS 50 ns 4 Frame Pulse Hold tFPH 50 ns 6 Serial Input Setup tSIS 30 ns 7 Serial Input Hold tSIH 50 ns 8 Serial Output Delay tSOD 90 125 ns 150 pF load on CSTo and DSTo Timeslot 31 Bit 0 Timeslot 0 Bit 7 Timeslot 0 Bit 6 Timeslot 0 Bit 5 CKi (ST-BUS C4i) FPi (ST-BUS F0i) CKi (ST-BUS C2i) ST-BUS Bit Cells 2Mb/s MT9072 Outputs Data MT9072 Inputs Data MT9072 Inputs Data MT9072 Outputs Data Timeslot 0 Bit 7 Timeslot 31 Bit 0 VT VT tSIH tSIS VT tFPS tFPH tSOD tC4W tC4W VT CKi (ST-BUS C4i) FPi (ST-BUS F0i) ST-BUS Bit Cells 2Mb/s CSTi & DSTi (Inputs) (With C4i Clock) CSTo & DSTo (Outputs) tC2W tC2W CKi (ST-BUS C2i) VT |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
