| 전자부품 데이터시트 검색엔진 |
|
PM6344 데이터시트(PDF) 2 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM6344 데이터시트(HTML) 2 Page - PMC-Sierra, Inc |
|
2 / 256 page ![]() STANDARD PRODUCT PMC-Sierra, Inc. PM6344 EQUAD PMC-951013 ISSUE 5 QUADRUPLE E1 FRAMER i CONTENTS 1 FEATURES ........................................................................................................................1 2 APPLICATIONS .................................................................................................................4 3 REFERENCES ..................................................................................................................5 4 APPLICATION EXAMPLES ...............................................................................................7 5 BLOCK DIAGRAM .............................................................................................................8 6 PIN DIAGRAM .................................................................................................................11 7 PIN DESCRIPTION .........................................................................................................12 8 FUNCTIONAL DESCRIPTION ........................................................................................29 8.1 DIGITAL RECEIVE INTERFACE (DRIF) .............................................................29 8.2 CLOCK AND DATA RECOVERY (CDRC) ...........................................................29 8.3 FRAMER (FRMR) ...............................................................................................31 8.4 PERFORMANCE MONITOR COUNTERS (PMON)...........................................38 8.5 HDLC RECEIVER (RFDL) ..................................................................................38 8.6 ELASTIC STORE (ELST) ...................................................................................39 8.7 SIGNALING EXTRACTOR (SIGX) .....................................................................39 8.8 BACKPLANE RECEIVE INTERFACE (BRIF) .....................................................40 8.9 TRANSMITTER (TRAN) .....................................................................................40 8.10 TRANSMIT PER-CHANNEL SERIAL CONTROLLER (PCSC) ..........................41 8.11 HDLC TRANSMITTER (XFDL) ...........................................................................41 8.12 DIGITAL JITTER ATTENUATOR (DJAT) .............................................................42 8.13 TIMING OPTIONS (TOPS) .................................................................................46 8.14 DIGITAL E1 TRANSMIT INTERFACE (DTIF) .....................................................46 8.15 BACKPLANE TRANSMIT INTERFACE (BTIF) ...................................................47 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |