전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PM6344 데이터시트(PDF) 83 Page - PMC-Sierra, Inc

부품명 PM6344
상세설명  QUADRUPLE E1 FRAMER
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PMC [PMC-Sierra, Inc]
홈페이지  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6344 데이터시트(HTML) 83 Page - PMC-Sierra, Inc

Back Button PM6344 Datasheet HTML 79Page - PMC-Sierra, Inc PM6344 Datasheet HTML 80Page - PMC-Sierra, Inc PM6344 Datasheet HTML 81Page - PMC-Sierra, Inc PM6344 Datasheet HTML 82Page - PMC-Sierra, Inc PM6344 Datasheet HTML 83Page - PMC-Sierra, Inc PM6344 Datasheet HTML 84Page - PMC-Sierra, Inc PM6344 Datasheet HTML 85Page - PMC-Sierra, Inc PM6344 Datasheet HTML 86Page - PMC-Sierra, Inc PM6344 Datasheet HTML 87Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 256 page
background image
STANDARD PRODUCT
PMC-Sierra, Inc.
PM6344 EQUAD
PMC-951013
ISSUE 5
QUADRUPLE E1 FRAMER
70
Register 006H, 086H, 106H, 186H: Transmit Framing Options
Bit
Type
Function
Default
Bit 7
R/W
PATHCRC
0
Bit 6
Unused
X
Bit 5
Unused
X
Bit 4
R/W
TXSA4EN
1
Bit 3
R/W
TXSA5EN
0
Bit 2
R/W
TXSA6EN
0
Bit 1
R/W
TXSA7EN
0
Bit 0
R/W
TXSA8EN
0
PATHCRC:
The PATHCRC bit allows upstream block errors to be preserved in the
transmit CRC bits. If PATHCRC is a logic 1, the CRC-4 bits are modified to
reflect any bit values in BTPCM[x] which have changed prior to transmission.
When PATHCRC is set to logic 0, the TRAN block is allowed to generate a
new CRC-4 value which overwrites the incoming CRC-4 word. For the
PATHCRC bit to be effective, the BTXMFP bit of the Transmit Backplane
Options register must be a logic 1; otherwise, the identification of the
incoming CRC-4 bits would be impossible. The PATHCRC bit only takes effect
if the GENCRC bit of the TRAN Configuration register (44H) is a logic 1 and
either the INDIS or FDIS bit in the same register are set to logic1.
TXSA4EN, TXSA5EN, TXSA6EN, TXSA7EN and TXSA8EN:
The TXSAxEN bits control the insertion of a data link into the Time Slot 0
National Use bits (Sa4 through Sa8).
These bits only have effect if the TRAN block Configuration DLEN bit is logic
0 or if the TRAN block Configuration SIGEN bit is logic 1. The TXSAxEN bits
take priority over the INDIS and FDIS bits of the TRAN block Configuration
register. The data link bits are still inserted if either INDIS or FDIS is logic 1.
If the TXDMASIG bit is a logic 1, the data link bits are sourced by the internal
HDLC transmitter; otherwise, the bits are sourced from the TDLSIG[x] pin. If
the TXSA4EN bit is logic 1, the TDLSIG[x] value is written into bit 4 of Time
Slot 0 of non-frame alignment signal frames. If the TXSA8EN bit is logic 1,
the TDLSIG[x] value is written into bit 8 of Time Slot 0 of non-frame alignment



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com