| 전자부품 데이터시트 검색엔진 |
|
PM6344 데이터시트(PDF) 21 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM6344 데이터시트(HTML) 21 Page - PMC-Sierra, Inc |
|
21 / 256 page ![]() STANDARD PRODUCT PMC-Sierra, Inc. PM6344 EQUAD PMC-951013 ISSUE 5 QUADRUPLE E1 FRAMER 8 5 BLOCK DIAGRAM RFDL HDLC Receiver PMON Performance Monitor Counters BRIF Backplane Receive Interface ELST Elastic Store SIGX Signalling Extractor, Trunk Condition XFDL HDLC Transmitter TRAN BasicTransmitter: Frame Generation, Alarm Insertion, Trunk Conditioning Line Coding PCSC Per-channel Controller: Signalling, Idle Insert DTIF Digital Transmit Interface BTIF Backplane Transmit Interface TOPS Timing Options RECEIVER TRANSMITTER Internal Bus MPIF Micro- Processor Interface BRPCM/BRDP[1:4] BRSIG/BRDN[1:4] BRFPO[1:4] RCLKO[1:4] RFP[1:4] RDLCLK/ RDLEOM[1:4] RDLSIG/ RDLINT[1:4] TDP/TDD[1:4] TCLKO[1:4] TDN/TFLG[1:4] TDLSIG/ TDLINT[1:4] TDLCLK/ TDLUDR[1:4] MRD* * These signals are shared between all four framers. XCLK/VCLK* RDN/RLCV[1:4] BTPCM/BTDP[1:4]/ MTD* BTSIG/BTDN[1:4] BRFPI*/MRFPI* BRCLK*/MRCLK* RCLKI[1:4] RDP/RDD[1:4] TCLKI[1:4] BTCLK[1:4]/ MTCLK* BTFP[1:4]/MTFP* INTB* D[7:0]* A[9:0]* RDB* WRB* CSB* ALE* RSTB* MENB* CDRC Clock and Data Recovery DJAT Digital Jitter Attenuator DJAT Digital Jitter Attenuator Optional connections are shown with dashed lines. FRMR Framer: Frame Alignment, Alarm Detection DRIF DS-1 Receive Interface Optional placement |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |