WM8608 datasheet(17/54 Pages) WOLFSON

17 / 54 page

Product Preview

WM8608

PP Rev 1.5 March 2004

multiplexed with LRCLK indicating whether the left or right channel is present. LRCLK is also used as

a timing reference to indicate the beginning or end of the data words.

In left justified, right justified and I

2S modes, the minimum number of BCLKs per DACLRC period is 2

times the selected word length. LRCLK must be high for a minimum of word length BCLKs and low

for a minimum of word length BCLKs. Any mark to space ratio on LRCLK is acceptable provided the

above requirements are met.

In DSP mode A or B, all channels are time multiplexed onto DINFRONT. LRCLK is used as a frame

sync signal to identify the MSB of the first word. The minimum number of BCLKs per LRCLK period

is 8 times the selected word length. Any mark to space ratio is acceptable on LRCLK provided the

rising edge is correctly positioned (see Figure 9, Figure 10 and Figure 11).

LEFT JUSTIFIED MODE

In left justified mode, the MSB is sampled on the first rising edge of BCLK following a LRCLK

transition. LRCLK is high during the left samples and low during the right samples.

LEFT CHANNEL

RIGHT CHANNEL

LRCLK

BCLK

DINFRONT

DINSRND

DINC_LFE

DINREAR

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

Figure 9 Left Justified Mode Timing Diagram

RIGHT JUSTIFIED MODE

In right justified mode, the LSB is sampled on the rising edge of BCLK preceding a LRCLK transition.

LRCLK is high during the left samples and low during the right samples.

LEFT CHANNEL

RIGHT CHANNEL

LRCLK

BCLK

DINFRONT

DINSRND

DINC_LFE

DINREAR

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

Figure 10 Right Justified Mode Timing Diagram

WM8608 데이터시트(PDF) 17 Page - Wolfson Microelectronics plc

WM8608 데이터시트(HTML) 17 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

데이터시트 다운로드

링크 URL