전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8778SEDS/R 데이터시트(PDF) 40 Page - Wolfson Microelectronics plc

부품명 WM8778SEDS/R
상세설명  24 BIT 192KHZ STEREO CODEC
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8778SEDS/R 데이터시트(HTML) 40 Page - Wolfson Microelectronics plc

Back Button WM8778SEDS/R Datasheet HTML 36Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 37Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 38Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 39Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 40Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 41Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 42Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 43Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 44Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 50 page
background image
WM8778
Product Preview
w
PP Rev 1.7 June 2004
40
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0
DEEMP
0
De-emphasis Mode Select:
0 : Normal Mode
1: De-emphasis Mode
DZFM
ZFLAG1
ZFLAG2
R9 (09h)
0001001
DAC Control
2:1
DZFM
00
00
01
10
11
disabled
left channels zero
both channels zero
either channel zero
disabled
right channels zero
both channels zero
either channel zero
1:0
DACFMT[1:0]
10
DAC Interface Format Select:
00: right justified mode
01: left justified mode
10: I
2S mode
11: DSP mode
DACLRC Polarity or DSP Early/Late Mode Select
2
DACLRP
0
Left Justified / Right Justified /
I
2S:
0: Standard DACLRC Polarity
1: Inverted DACLRC Polarity
DSP Mode:
0: Early Mode
1: Late Mode
3
DACBCP
0
DAC BITCLK Polarity:
0: Normal – DIN and DACLRC sampled on rising edge of
DACBCLK.
1: Inverted - DIN and DACLRC sampled on falling edge of
DACBCLK.
R10 (0Ah)
0001010
DAC Interface
Control
5:4
DACWL[1:0]
10
DAC Input Word Length:
00: 16-bit Mode
01: 20-bit Mode
10: 24-bit Mode
11: 32-bit Mode (not supported in right justified mode)
1:0
ADCFMT[1:0]
10
ADC Interface Format Select:
00: right justified mode
01: left justified mode
10: I
2S mode
11: DSP mode
ADCLRC Polarity or DSP Early/Late mode select
2
ADCLRP
0
Left Justified / Right Justified /
I
2S:
0: Standard ADCLRC Polarity
1: Inverted ADCLRC Polarity
DSP Mode:
0: Early Mode
1: Late Mode
3
ADCBCP
0
ADC BITCLK Polarity:
0: Normal - ADCLRC sampled on rising edge of
ADCBCLK; DOUT changes on falling edge of ADCBCLK.
1: Inverted - ADCLRC sampled on falling edge of
ADCBCLK; DOUT changes on rising edge of ADCBCLK.
5:4
ADCWL[1:0]
10
ADC Input Word Length:
00: 16-bit Mode
01: 20-bit Mode
10: 24-bit Mode
11: 32-bit Mode (not supported in right justified mode)
R11 (0Bh)
0001011
ADC Interface
Control
6
ADCMCLK
0
ADCMCLK Polarity:
0: non-inverted
1: inverted



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com