전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8778SEDS/R 데이터시트(PDF) 37 Page - Wolfson Microelectronics plc

부품명 WM8778SEDS/R
상세설명  24 BIT 192KHZ STEREO CODEC
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8778SEDS/R 데이터시트(HTML) 37 Page - Wolfson Microelectronics plc

Back Button WM8778SEDS/R Datasheet HTML 33Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 34Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 35Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 36Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 37Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 38Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 39Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 40Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 41Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 50 page
background image
Product Preview
WM8778
w
PP Rev 1.7 June 2004
37
OUTPUT SELECT AND ENABLE CONTROL
Register bits MXDAC and MXBYP controls the output selection. The output select block consists of a
summing stage and an input select switch for each input allowing each signal to be output
individually or summed with other signals and output on the analogue output. The default for the
output is DAC playback only. VOUT may be selected to output DAC playback, analogue bypass or a
sum of the two using the output select controls MXDAC and MXBYP.
The output mixer is powered down when PDWN is set. The bypass path is automatically deselected
when AINPD is set.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0
MXDAC
1
(DAC playback)
VOUT Output Select DAC (see
Figure 24)
R22 (16h)
0010110
Output Mux
2
MXBYP
0
(not selected)
VOUT Output Select Bypass Path.
Figure 24 MX[2:0] Output Select
SOFTWARE REGISTER RESET
Writing any value to register 0010111 will cause a register reset, resetting all register bits to their
default values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com