전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8778SEDS/R 데이터시트(PDF) 17 Page - Wolfson Microelectronics plc

부품명 WM8778SEDS/R
상세설명  24 BIT 192KHZ STEREO CODEC
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8778SEDS/R 데이터시트(HTML) 17 Page - Wolfson Microelectronics plc

Back Button WM8778SEDS/R Datasheet HTML 13Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 14Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 15Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 16Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 17Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 18Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 19Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 20Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 21Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 50 page
background image
Product Preview
WM8778
w
PP Rev 1.7 June 2004
17
ADCBCLK
DOUT
ADCLRC
DIN
DACLRC
WM8778
CODEC
DVD
Controller
DACBCLK
Figure 11 Master Mode
AUDIO INTERFACE FORMATS
Audio data is applied to the internal DAC filters or output from the ADC filters, via the Digital Audio
Interface. 5 popular interface formats are supported:
Left Justified mode
Right Justified mode
I
2S mode
DSP Early mode
DSP Late mode
All 5 formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits, with the
exception of 32 bit right justified mode, which is not supported.
In left justified, right justified and I
2S modes, the digital audio interface receives DAC data on the DIN
input and outputs ADC data on DOUT. Audio Data for each stereo channel is time multiplexed with
ADCLRC/DACLRC indicating whether the left or right channel is present. ADCLRC/DACLRC is also
used as a timing reference to indicate the beginning or end of the data words.
In left justified, right justified and I
2S modes; the minimum number of BCLKs per DACLRC/ADCLRC
period is 2 times the selected word length. ADCLRC/DACLRC must be high for a minimum of word
length BCLKs and low for a minimum of word length BCLKs. Any mark to space ratio on
ADCLRC/DACLRC is acceptable provided the above requirements are met.
In DSP early or DSP late mode, DACLRC is used as a frame sync signal to identify the MSB of the
first word. The minimum number of DACBCLKs per DACLRC period is 2 times the selected word
length. Any mark to space ratio is acceptable on DACLRC provided the rising edge is correctly
positioned. The ADC data may also be output in DSP early or late modes, with ADCLRC used as a
frame sync to identify the MSB of the first word. The minimum number of ADCBCLKs per ADCLRC
period is 2 times the selected word length.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com