전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STLED524 데이터시트(PDF) 19 Page - STMicroelectronics

부품명 STLED524
상세설명  Intelligent matrix LED display driver
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLED524 데이터시트(HTML) 19 Page - STMicroelectronics

Back Button STLED524 Datasheet HTML 15Page - STMicroelectronics STLED524 Datasheet HTML 16Page - STMicroelectronics STLED524 Datasheet HTML 17Page - STMicroelectronics STLED524 Datasheet HTML 18Page - STMicroelectronics STLED524 Datasheet HTML 19Page - STMicroelectronics STLED524 Datasheet HTML 20Page - STMicroelectronics STLED524 Datasheet HTML 21Page - STMicroelectronics STLED524 Datasheet HTML 22Page - STMicroelectronics STLED524 Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 72 page
background image
DocID026217 Rev 1
19/72
STLED524
Detailed description
To avoid false activation of the short or open ISET pin protection, the minimum value of
RSET should be higher than 14 kΩ and lower than 270 kΩ.
4.4
Patterns
The STLED524 includes the memory for 2 patterns of 5x24 dots. Each dot in a pattern has 2
registers for its setting.
One 8-bit register stores dimming settings. The other one is 4-bit only and stores information
about slope and delay.
where:
n: is a number of pattern
xx: are coordinates of a dot in the matrix xx = {A0, A1, A2, A3, A4, B0, B1, …, B4, C0…, X0,
X1, X2, X3, X4}.
Pattern 1 and pattern 2 memories are not initialized after the reset. They can contain
random data. Their content should be reset by CLR1/CLR2 bits.
4.4.1
Pattern register organization
A pair of 8-bit registers is used to set properties of each dot in the matrix.
Table 11. Dimming, slope and delay registers of one dot
Dimming
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Add = nnh
Dn_xx[7:0]
Default value
Not defined
Slope and delay
(S&D)
Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1
Bit 0
Add = (nn+1)h
-
-
-
-
PnCYCxx[1:0]
PnDLYxx[1:0]
Default value
-
-
-
-
Not defined
Not defined
Table 12. Dimming, slope and delay registers of one dot (memory organization)
Address 0xnnh
Address 0x(nn+1)h
Dimming register
Slope and delay register
Bit 7Bit 6Bit 5
Bit 4Bit 3Bit 2Bit 1
Bit 0Bit 7Bit 6
Bit 5Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Dn_xx[7:0]
-
-
-
-
PnCYCxx[1:0]
PnDLYxx[1:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com