ST10F296 datasheet(230/346 Pages) STMICROELECTRONICS

230 / 346 page

Obsolete

Product(s)

- Obsolete

Product(s)

System reset

ST10F296E

230/346

20.6.1

WDTCON flags

When a bidirectional reset is enabled, a short reset may degenerate into a long reset due to

the presence of the internal filter on the RSTIN pin (see Section 20.3.1: Short and long

synchronous reset on page 221). When the RSTIN pin is released, the internal signal after

the filter (see RSTF in Figure 75 to Figure 78) is delayed, so RSTIN remains active (low) for

a while. Consequently, a short reset may be recognized as a long reset, depending on the

internal clock speed.

When either a software or watchdog bidirectional reset event occurs, the RSTIN pin is

released (at the end of the internal reset sequence), the RSTF internal signal (after the filter)

remains low for a while, and RSTIN is recognized as high or low. Eight TCL after completion

of the internal sequence, the level of the RSTF signal is sampled. If it is recognized as low, a

hardware reset sequence starts, the WDTCON register flags this event, and masks the

previous one (software or watchdog reset). Typically, a short hardware reset is recognized,

unless the RSTIN pin (and consequently the internal RSTF signal) is held sufficiently low by

the external hardware to inject a long hardware reset. The initialization routine is then

unable to recognize a software or watchdog bidirectional reset event, since a different

source is flagged inside the WDTCON register. This phenomenon does not occur when

internal Flash is selected during reset (EA = 1), since the initialization of the Flash itself

extends the internal reset duration beyond the filter delay.

Figure 85, Figure 86, and Figure 87 show the timing for software and watchdog timer

bidirectional reset events. Figure 87 shows the degeneration into a hardware reset.

Figure 85.

Software/watchdog timer bidirectional reset (EA = 1)

P0[15:13]

Not transparent

RSTF

P0[12:8]

Transparent

Not t.

P0[1:0]

Not t.

Not transparent

RST

1024 TCL

RSTOUT

(after filter)

RSTIN

≤500 ns

≥ 50 ns

≤500 ns

≥ 50 ns

IBUS-CS

7 TCL

FLARST

≤1 ms

≤2 TCL

(internal)

P0[7:2]

Not transparent

Obsolete

Product(s)

- Obsolete

Product(s)

ST10F296 데이터시트(PDF) 230 Page - STMicroelectronics

ST10F296 데이터시트(HTML) 230 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL