| 전자부품 데이터시트 검색엔진 |
|
ST72325AR7-Auto 데이터시트(PDF) 62 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72325AR7-Auto 데이터시트(HTML) 62 Page - STMicroelectronics |
|
62 / 243 page ![]() Obsolete Product(s) - Obsolete Product(s) Interrupts ST72325xxx-Auto 62/243 Doc ID 13770 Rev 3 Each external interrupt source can be generated on four (or five) different events on the pin: ● Falling edge ● Rising edge ● Falling and rising edge ● Falling edge and low level ● Rising edge and high level (only for ei0 and ei2) To guarantee correct functionality, the sensitivity bits in the EICR register can be modified only when the I1 and I0 bits of the CC register are both set to 1 (level 3). This means that interrupts must be disabled before changing sensitivity. The pending interrupts are cleared by writing a different value in the ISx[1:0], IPA or IPB bits of the EICR. Figure 23. External interrupt control bits IS10 IS11 EICR SENSITIVITY CONTROL PBOR.3 PBDDR.3 IPB BIT PB3 ei2 INTERRUPT SOURCE PORT B [3:0] INTERRUPTS PB3 PB2 PB1 PB0 IS10 IS11 EICR SENSITIVITY CONTROL PBOR.4 PBDDR.4 PB4 ei3 INTERRUPT SOURCE PORT B4 INTERRUPT IS20 IS21 EICR SENSITIVITY CONTROL PAOR.3 PADDR.3 IPA BIT PA3 ei0 INTERRUPT SOURCE PORT A3 INTERRUPT IS20 IS21 EICR SENSITIVITY CONTROL PFOR.2 PFDDR.2 PF2 ei1 INTERRUPT SOURCE PORT F [2:0] INTERRUPTS PF2 PF1 PF0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |