전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72325AR7-Auto 데이터시트(PDF) 50 Page - STMicroelectronics

부품명 ST72325AR7-Auto
상세설명  SCI asynchronous serial interface
PDF  243 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72325AR7-Auto 데이터시트(HTML) 50 Page - STMicroelectronics

Back Button ST72325AR7-Auto Datasheet HTML 46Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 47Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 48Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 49Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 50Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 51Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 52Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 53Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 54Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 243 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Supply, reset and clock management
ST72325xxx-Auto
50/243
Doc ID 13770 Rev 3
Figure 17.
Using the voltage detector to monitor the EVD pin (AVDS bit = 1)
6.6.3
Clock security system (CSS)
The Clock Security System (CSS) protects the ST7 against breakdowns, spikes and
overfrequencies occurring on the main clock source (fOSC). It is based on a clock filter and a
clock detection control with an internal safe oscillator (fSFOSC).
Clock filter control
The PLL has an integrated glitch filtering capability making it possible to protect the internal
clock from overfrequencies created by individual spikes. This feature is available only when
the PLL is enabled. If glitches occur on fOSC (for example, due to loose connection or noise),
the CSS filters these automatically, so the internal CPU frequency (fCPU) continues
delivering a glitch-free signal (see Figure 18).
Clock detection control
If the clock signal disappears (due to a broken or disconnected resonator...), the safe
oscillator delivers a low frequency clock signal (fSFOSC) which allows the ST7 to perform
some rescue operations.
Automatically, the ST7 clock source switches back from the safe oscillator (fSFOSC) if the
main clock source (fOSC) recovers.
When the internal clock (fCPU) is driven by the safe oscillator (fSFOSC), the application
software is notified by hardware setting the CSSD bit in the SICSR register. An interrupt can
be generated if the CSSIE bit has been previously set. These two bits are described in the
SICSR register description.
VEVD
VIT+(EVD)
VIT-(EVD)
AVDF
0
0
1
IF AVDIE = 1
Vhyst
AVD INTERRUPT
REQUEST
INTERRUPT PROCESS
INTERRUPT PROCESS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com