전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72325AR7-Auto 데이터시트(PDF) 97 Page - STMicroelectronics

부품명 ST72325AR7-Auto
상세설명  SCI asynchronous serial interface
PDF  243 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72325AR7-Auto 데이터시트(HTML) 97 Page - STMicroelectronics

Back Button ST72325AR7-Auto Datasheet HTML 93Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 94Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 95Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 96Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 97Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 98Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 99Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 100Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 101Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 243 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
ST72325xxx-Auto
PWM auto-reload timer (ART)
Doc ID 13770 Rev 3
97/243
12.3
ART registers
12.3.1
Control/status register (ARTCSR)
ARTCSR
Reset value: 0000 0000 (00h)
76
543
21
0
EXCL
CC[2:0]
TCE
FCRL
OIE
OVF
RW
RW
RW
RW
RW
RW
Table 46.
ARTCSR register description
Bit
Name
Function
7
EXCL
External Clock
This bit is set and cleared by software. It selects the input clock for the 7-bit
prescaler.
0: CPU clock
1: External clock
6:4 CC[2:0]
Counter Clock Control
These bits are set and cleared by software. They determine the prescaler division
ratio from fINPUT (see Table 47).
3TCE
Timer Counter Enable
This bit is set and cleared by software. It puts the timer in the lowest power
consumption mode.
0: Counter stopped (prescaler and counter frozen)
1: Counter running
2
FCRL
Force Counter Re-Load
This bit is write-only and any attempt to read it will yield a logical zero. When set, it
causes the contents of ARTARR register to be loaded into the counter, and the
content of the prescaler register to be cleared in order to initialize the timer before
starting to count.
1OIE
Overflow Interrupt Enable
This bit is set and cleared by software. It allows to enable/disable the interrupt which
is generated when the OVF bit is set.
0: Overflow Interrupt disable
1: Overflow Interrupt enable
0OVF
Overflow Flag
This bit is set by hardware and cleared by software reading the ARTCSR register. It
indicates the transition of the counter from FFh to the ARTARR value.
0: New transition not yet reached
1: Transition reached
Table 47.
Prescaler selection for ART
fCOUNTER
With fINPUT = 8 MHz
CC2
CC1
CC0
fINPUT
8 MHz
000
fINPUT / 2
4 MHz
0
0
1
fINPUT / 4
2 MHz
0
1
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com