전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72325AR7-Auto 데이터시트(PDF) 100 Page - STMicroelectronics

부품명 ST72325AR7-Auto
상세설명  SCI asynchronous serial interface
PDF  243 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72325AR7-Auto 데이터시트(HTML) 100 Page - STMicroelectronics

Back Button ST72325AR7-Auto Datasheet HTML 96Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 97Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 98Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 99Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 100Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 101Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 102Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 103Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 104Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 100 / 243 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
PWM auto-reload timer (ART)
ST72325xxx-Auto
100/243
Doc ID 13770 Rev 3
12.3.5
Duty cycle registers (PWMDCRx)
A PWMDCRx register is associated with the OCRx register of each PWM channel to
determine the second edge location of the PWM signal (the first edge location is common to
all channels and given by the ARTARR register). These PWMDCR registers allow the duty
cycle to be set independently for each PWM channel.
12.3.6
Input capture control / status register (ARTICCSR)
PWMDCRx
Reset value: 0000 0000 (00h)
76
543
21
0
DC[7:0]
RW
Table 53.
PWMDCRx register description
Bit
Name
Function
7:0
DC[7:0]
Duty Cycle Data
These bits are set and cleared by software.
ARTICCSR
Reset value: 0000 0000 (00h)
76
543
21
0
Reserved
CS[2:1]
CIE[2:1]
CF[2:1]
-RW
RW
RW
Table 54.
ARTICCSR register description
Bit
Name
Function
7:6
-
Reserved, always read as 0.
5:4
CS[2:1]
Capture Sensitivity
These bits are set and cleared by software. They determine the trigger event
polarity on the corresponding input capture channel.
0: Falling edge triggers capture on channel x
1: Rising edge triggers capture on channel x
3:2
CIE[2:1]
Capture Interrupt Enable
These bits are set and cleared by software. They enable or disable the Input
capture channel interrupts independently.
0: Input capture channel x interrupt disabled
1: Input capture channel x interrupt enabled
1:0
CF[2:1]
Capture Flag
These bits are set by hardware and cleared by software reading the
corresponding ARTICRx register. Each CFx bit indicates that an input capture x
has occurred.
0: No input capture on channel x
1: An input capture has occurred on channel x.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com