전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72325AR7-Auto 데이터시트(PDF) 154 Page - STMicroelectronics

부품명 ST72325AR7-Auto
상세설명  SCI asynchronous serial interface
PDF  243 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72325AR7-Auto 데이터시트(HTML) 154 Page - STMicroelectronics

Back Button ST72325AR7-Auto Datasheet HTML 150Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 151Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 152Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 153Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 154Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 155Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 156Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 157Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 158Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 154 / 243 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Serial communications interface (SCI)
ST72325xxx-Auto
154/243
Doc ID 13770 Rev 3
15.7.3
Control register 2 (SCICR2)
0PIE
Parity interrupt enable
This bit enables the interrupt capability of the hardware parity control when a parity
error is detected (PE bit set). It is set and cleared by software.
0: Parity error interrupt disabled
1: Parity error interrupt enabled
Table 75.
SCICR1 register description (continued)
Bit
Name
Function
SCICR2
Reset value: 0000 0000 (00h)
76
543
21
0
TIE
TCIE
RIE
ILIE
TE
RE
RWU
SBK
RW
RW
RW
RW
RW
RW
RW
RW
Table 76.
SCICR2 register description
Bit
Name
Function
7TIE
Transmitter interrupt enable
This bit is set and cleared by software.
0: Interrupt is inhibited
1: An SCI interrupt is generated whenever TDRE = 1 in the SCISR register.
6TCIE
Transmission complete interrupt enable
This bit is set and cleared by software.
0: Interrupt is inhibited
1: An SCI interrupt is generated whenever TC = 1 in the SCISR register.
5RIE
Receiver interrupt enable
This bit is set and cleared by software.
0: Interrupt is inhibited
1: An SCI interrupt is generated whenever OR = 1 or RDRF = 1 in the SCISR
register.
4ILIE
Idle line interrupt enable
This bit is set and cleared by software.
0: Interrupt is inhibited
1: An SCI interrupt is generated whenever IDLE = 1 in the SCISR register.
3TE
Transmitter enable
This bit enables the transmitter. It is set and cleared by software.
0: Transmitter is disabled
1: Transmitter is enabled
Notes:
During transmission, a ‘0’ pulse on the TE bit (‘0’ followed by ‘1’) sends a preamble
(idle line) after the current word.
When TE is set there is a 1 bit-time delay before the transmission starts.
Caution: The TDO pin is free for general purpose I/O only when the TE and RE bits
are both cleared (or if TE is never set).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com