전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AT83C5111 데이터시트(PDF) 15 Page - ATMEL Corporation

부품명 AT83C5111
상세설명  Low Pin Count 8-bit Microcontroller with A/D Converter
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT83C5111 데이터시트(HTML) 15 Page - ATMEL Corporation

Back Button AT83C5111 Datasheet HTML 11Page - ATMEL Corporation AT83C5111 Datasheet HTML 12Page - ATMEL Corporation AT83C5111 Datasheet HTML 13Page - ATMEL Corporation AT83C5111 Datasheet HTML 14Page - ATMEL Corporation AT83C5111 Datasheet HTML 15Page - ATMEL Corporation AT83C5111 Datasheet HTML 16Page - ATMEL Corporation AT83C5111 Datasheet HTML 17Page - ATMEL Corporation AT83C5111 Datasheet HTML 18Page - ATMEL Corporation AT83C5111 Datasheet HTML 19Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 86 page
background image
15
AT8xC5111
4190A–8051–11/02
Registers
PCON: Power Configuration
Register
Table 1. PCON Register (87h)
Reset value = 0000 0000b
Port Pins
The value of port pins in the different operating modes is shown on Table 9.
Table 2. Pin Conditions in Special Operating Modes
765
43210
SMOD1
SMOD0
–
POF
GF1
GF0
PD
IDL
Bit
Number
Bit
Mnemonic
Description
7SMOD1
Double Baud Rate bit
Set to double the Baud Rate when Timer 1 is used and mode 1, 2 or 3 is
selected in SCON register.
6SMOD0
SCON Select bit
When cleared, read/write accesses to SCON.7 are to SM0 bit and read/write
accesses to SCON.6 are to SM1 bit.
When set, read/write accesses to SCON.7 are to FE bit and read/write
accesses to SCON.6 are to OVR bit. SCON is Serial Port Control register.
5
–
Reserved
Must be cleared.
4POF
Power-off flag
Set by hardware when V
DD rises above VRET+ to indicate that the Power Supply
has been set off.
Must be cleared by software.
3GF1
General Purpose flag 1
One use is to indicate wether an interrupt occurred during normal operation or
during Idle mode.
2GF0
General Purpose flag 0
One use is to indicate wether an interrupt occurred during normal operation or
during Idle mode.
1PD
Power-down Mode bit
Cleared by hardware when an interrupt or reset occurs.
Set to activate the Power-down mode.
If IDL and PD are both set, PD takes precedence.
0IDL
Idle Mode bit
Cleared by hardware when an interrupt or reset occurs.
Set to activate the Idle mode.
If IDL and PD are both set, PD takes precedence.
Mode
Program Memory
Port 1 Pins
Port 3 Pins
Port 4 Pins
Reset
Don’t care
Weak High
Weak High
Weak High
Idle
Internal
Data
Data
Data
Power-down
Internal
Data
Data
Data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com