| 전자부품 데이터시트 검색엔진 |
|
AT83C5111 데이터시트(PDF) 65 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT83C5111 데이터시트(HTML) 65 Page - ATMEL Corporation |
|
65 / 86 page ![]() 65 AT8xC5111 4190A–8051–11/02 Table 6. IPL1 Register IPL1 - Interrupt Priority Low Register 1 (S:B2H) Reset value = XXXX X00Xb Not Bit addressable. 765 43210 ---- - PSPI PADC - Bit Number Bit Mnemonic Description 7- Reserved The value read from this bit is indeterminate. Do not set this bit. 6- Reserved The value read from this bit is indeterminate. Do not set this bit. 5- Reserved The value read from this bit is indeterminate. Do not set this bit. 4- Reserved The value read from this bit is indeterminate. Do not set this bit. 3- Reserved The value read from this bit is indeterminate. Do not set this bit. 2PSPI SPI Interrupt Priority level less significant bit. Refer to PSPIH for priority level. 1PADC ADC Interrupt Priority level less significant bit. Refer to PADCH for priority level. 0- Reserved The value read from this bit is indeterminate. Do not set this bit. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |