| 전자부품 데이터시트 검색엔진 |
|
XRT75VL00D 데이터시트(PDF) 18 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT75VL00D 데이터시트(HTML) 18 Page - Exar Corporation |
|
18 / 92 page ![]() XRT75VL00D E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER REV. 1.0.3 13 JITTER ATTENUATOR INTERFACE PIN #SIGNAL NAME TYPE DESCRIPTION 6 JA0 I Disable Jitter Attenuator/FIFO Size Select:: In Hardware Mode, this pin along with JA1 pin provides the following functions in the table below. NOTE: This pin is internally pulled down. 7 JA1 I Disable Jitter Attenuator/FIFO Size Select: In Hardware Mode, this pin along with JA0 pin provides the functions in the table above. NOTE: This pin is internally pulled down. 8 JA Tx/Rx I Jitter Attenuator Select: In Hardware Mode setting this pin “High” selects the Jitter Attenuator in the Transmit path and setting “Low” selects in Receive path. NOTE: This pin is internally pulled down. JA0 0 0 Operation 16 bit FIFO 32 bit FIFO JA1 0 1 1 1 128 bit FIFO Disable Jitter Attenuator 0 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |