| 전자부품 데이터시트 검색엔진 |
|
XRT75VL00D 데이터시트(PDF) 21 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT75VL00D 데이터시트(HTML) 21 Page - Exar Corporation |
|
21 / 92 page ![]() XRT75VL00D REV. 1.0.3 E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER 16 2.0 TIMING CHARACTERISTICS FIGURE 3. TYPICAL INTERFACE BETWEEN TERMINAL EQUIPMENT AND THE XRT75VL00D (DUAL-RAIL DATA) FIGURE 4. TRANSMITTER TERMINAL INPUT TIMING SYMBOL PARAMETER MIN TYP MAX UNITS TxClk Duty Cycle E3 DS3 STS-1 30 50 34.368 44.736 51.84 70 % MHz MHz MHz tRTX TxClk Rise Time (10% to 90%) 4 ns tFTX TxClk Fall Time (10% to 90%) 4 ns tTSU TPData/TNData to TxClk falling set up time 3 ns tTHO TPData/TNData to TxClk falling hold time 3 ns tTDY TTIP/TRing to TxClk rising propagation delay time 8 ns Terminal Equipment (E3/DS3 or STS-1 Framer) Exar E3/DS3/STS-1 LIU Transmit Logic Block TxPOS TxNEG TxLineClk TPData TNData TxClk TPData or TN Data TTIP or TRing TxC lk t TSU t THO t RTX t FTX t TDY |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |