| 전자부품 데이터시트 검색엔진 |
|
XRT75VL00D 데이터시트(PDF) 38 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT75VL00D 데이터시트(HTML) 38 Page - Exar Corporation |
|
38 / 92 page ![]() XRT75VL00D E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER REV. 1.0.3 33 6.1.2 E3 Jitter Tolerance Requirements: ITU-T G.823 standard specifies that the clock and data recovery unit must be able to accommodate and tolerate jitter up to certain specified limits. Figure 23 shows the tolerance curve and the actual measured data for the device. The Figure 11 below shows the jitter amplitude versus the modulation frequency for various standards. FIGURE 22. INPUT JITTER TOLERANCE FOR DS3/STS-1 FIGURE 23. INPUT JITTER TOLERANCE FOR E3 0.01 0.03 15 1.5 0.3 2 20 0.15 JITTER FREQUENCY (kHz) 10 5 0.3 100 0.1 GR-253 STS-1 GR-499 Cat II GR-499 Cat I 64 41 XRT75VL00D 0.1 1.5 1 10 JITTER FREQUENCY (kHz) 800 ITU-T G.823 64 10 0.3 XRT75VL00D |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |