| 전자부품 데이터시트 검색엔진 |
|
STM8S 데이터시트(PDF) 361 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S 데이터시트(HTML) 361 Page - STMicroelectronics |
|
361 / 467 page ![]() DocID14587 Rev 14 361/467 RM0016 Universal asynchronous receiver transmitter (UART) 377 22.5 UART low power modes 22.6 UART interrupts Note: 1 The UART interrupt events are connected to two interrupt vectors (see Figure 139). a) Transmission Complete or Transmit Data Register empty interrupt. b) Idle Line detection, Overrun error, Receive Data register full, Parity error interrupt, and Noise Flag. 2 These events generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction). Table 59. UART interface behavior in low power modes Mode Description Wait No effect on UART. UART interrupts cause the device to exit from Wait mode. Halt UART registers are frozen. In Halt mode, the UART stops transmitting/receiving until Halt mode is exited. Table 60. UART interrupt requests Interrupt event Event flag Enable control bit Exit from Wait Exit from Halt Transmit data register empty TXE TIEN Yes No Transmission complete TC TCIEN Yes No Received data ready to be read RXNE RIEN Yes No Overrun error detected / LIN header error OR/LHE Yes No Idle line detected IDLE ILIEN Yes No Parity error PE PIEN Yes No Break flag LBDF LBDIEN Yes No Header Flag LHDF LHDIEN Yes No |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |