전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

K32L2AX 데이터시트(PDF) 43 Page - NXP Semiconductors

부품명 K32L2AX
상세설명  K32 L2A Microcontroller with 512 KB Flash and 128 KB SRAM
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

K32L2AX 데이터시트(HTML) 43 Page - NXP Semiconductors

Back Button K32L2AX Datasheet HTML 39Page - NXP Semiconductors K32L2AX Datasheet HTML 40Page - NXP Semiconductors K32L2AX Datasheet HTML 41Page - NXP Semiconductors K32L2AX Datasheet HTML 42Page - NXP Semiconductors K32L2AX Datasheet HTML 43Page - NXP Semiconductors K32L2AX Datasheet HTML 44Page - NXP Semiconductors K32L2AX Datasheet HTML 45Page - NXP Semiconductors K32L2AX Datasheet HTML 46Page - NXP Semiconductors K32L2AX Datasheet HTML 47Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 96 page
background image
Table 16. Power consumption operating behaviors (continued)
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
IDD_VLLS2
Very-low-leakage stop mode 2 current
at 3.0 V
• -40 to 25 °C
• at 50 °C
• at 70 °C
• at 85 °C
• at 105 °C
—
—
—
—
—
1.8
3.3
6.1
10.4
21.6
3.4
6.8
14.5
26.4
54.4
μA
IDD_VLLS1
Very-low-leakage stop mode 1 current
at 3.0V
• -40 to 25 °C
• at 50 °C
• at 70 °C
• at 85 °C
• at 105 °C
—
—
—
—
—
0.65
1.1
2.1
3.6
8.5
0.88
1.6
3.3
21.0
32.2
μA
IDD_VLLS0
Very-low-leakage stop mode 0 current
(SMC_STOPCTRL[PORPO] = 0) at 3.0
V
• -40 to 25 °C
• at 50 °C
• at 70 °C
• at 85 °C
• at 105 °C
—
—
—
—
—
372.0
768.6
1734
3291
8025
598
1331
3038
20575
27560
nA
IDD_VLLS0
Very-low-leakage stop mode 0 current
(SMC_STOPCTRL[PORPO] = 1) at 3.0
V
• -40 to 25 °C
• at 50 °C
• at 70 °C
• at 85 °C
• at 105 °C
—
—
—
—
—
94.1
480.9
1416
2970
7642
311
1024
2760
19574
27325
nA
12
1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device.
See each module's specification for its supply current.
2. 96 MHz core and system clock (DIVCORE_CLK), 24 MHz bus/slow clock(DIVSLOW_CLK), and 24 MHz flash clock.
SCG configured as System PLL mode (SCG_HCCR[SCS]=0110), PLL clock source is SOSC from external 8 MHz
crystal. All peripheral functional clocks disabled by clearing all xxDIV3, xxDIV2, and xxDIV1 in SCG_SOSCDIV and
SCG_SPLLDIV registers. FIRC and SIRC disabled by clearing SCG_FIRCCSR[FIRCEN] and
SCG_SIRCCSR[SIRCEN].
3. 96 MHz core and system clock (DIVCORE_CLK), 24 MHz bus/slow clock(DIVSLOW_CLK), and 24 MHz flash clock.
SCG configured as System PLL mode (SCG_HCCR[SCS]=0110), PLL clock source is SOSC from external 8 MHz
crystal. All peripheral functional clocks except USB = 24 MHz from SPLLDIV3_CLK. USB functional clock = 48 MHz
from SPLLDIV1_CLK. FIRC and SIRC disabled by clearing SCG_FIRCCSR[FIRCEN] and SCG_SIRCCSR[SIRCEN].
General
K32 L2A Microcontroller with 512 KB Flash and 128 KB SRAM, Rev. 3, 02/2021
43
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com