| 전자부품 데이터시트 검색엔진 |
|
K32L2AX 데이터시트(PDF) 76 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
K32L2AX 데이터시트(HTML) 76 Page - NXP Semiconductors |
|
76 / 96 page ![]() EMVSIMn_VCCEN EMVSIMn_CLK EMVSIMn_IO 2 T0 1 RESPONSE EMVSIMn_RST T1 3 3 Figure 20. Active-Low-Reset Smart Card Reset Sequence The following table defines the general timing requirements for the EMVSIM interface.. Table 45. Timing Specifications, Internal Reset Card Reset Sequence Ref No Min Max Units 1 — 200 EMVSIMx_CLK clock cycles 2 400 40,000 EMVSIMx_CLK clock cycles 3 40,000 — EMVSIMx_CLK clock cycles 8.8.1.2 EMVSIM Power-Down Sequence Following figure shows the EMV SIM interface power-down AC timing diagram.Table 46 table shows the timing requirements for parameters (SI7–SI10) shown in the figure. The power-down sequence for the EMV SIM interface is as follows: • EMVSIMn_SIMPD port detects the removal of the Smart Card • EMVSIMn_RST is negated • EMVSIMn_CLK is negated • EMVSIM_IO is negated • EMVSIMx_VCCENy is negated Each of the above steps requires one OSC32KCLK period (usually 32 kHz, also known as rtcclk in below figure). Power-down may be initiated by a Smart card removal detection; or it may be launched by the processor. Peripheral operating requirements and behaviors 76 K32 L2A Microcontroller with 512 KB Flash and 128 KB SRAM, Rev. 3, 02/2021 NXP Semiconductors |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |