| 전자부품 데이터시트 검색엔진 |
|
K32L2AX 데이터시트(PDF) 75 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
K32L2AX 데이터시트(HTML) 75 Page - NXP Semiconductors |
|
75 / 96 page ![]() EMVSIMn_CLK EMVSIMn_IO 2 T0 RESPONSE 1 EMVSIMn_VCCEN Figure 19. Internal Reset Card Reset Sequence The following table defines the general timing requirements for the SIM interface. Table 44. Timing Specifications, Internal Reset Card Reset Sequence Ref Min Max Units 1 — 200 EMVSIMx_CLK clock cycles 2 400 40,000 EMVSIMx_CLK clock cycles 8.8.1.1.2 Smart Cards with Active Low Reset Following figure shows the reset sequence for Smart cards with active low reset. The reset sequence comprises the following steps:: • After power-up, the clock signal is enabled on EMVSIMn_CLK (time T0) • After 200 clock cycles, EMVSIMn_IO must be asserted. • EMVSIMn_RST must remain low for at least 40,000 clock cycles after T0 (no response is to be received on RX during those 40,000 clock cycles) • EMVSIMn_RST is asserted (at time T1) • EMVSIMn_RST must remain asserted for at least 40,000 clock cycles after T1, and a response must be received on EMVSIMn_IO between 400 and 40,000 clock cycles after T1. Peripheral operating requirements and behaviors K32 L2A Microcontroller with 512 KB Flash and 128 KB SRAM, Rev. 3, 02/2021 75 NXP Semiconductors |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |