HCS08 datasheet(71/316 Pages) NXP

71 / 316 page

Chapter 5 Resets, Interrupts, and General System Control

MC9S08SG8 MCU Series Data Sheet, Rev. 8

Freescale Semiconductor

5.7.4

System Options Register 2 (SOPT2)

This high page register contains bits to configure MCU specific features on the MC9S08SG8 devices.

321

COPCLKS1

1 This bit can be written only one time after reset. Additional writes are ignored.

COPW1

ACIC

T1CH1PS

T1CH0PS

Reset:

000

= Unimplemented or Reserved

Figure 5-5. System Options Register 2 (SOPT2)

Table 5-6. SOPT2 Register Field Descriptions

Field

Description

COPCLKS

COP Watchdog Clock Select — This write-once bit selects the clock source of the COP watchdog.

0 Internal 1-kHz clock is source to COP.

1 Bus clock is source to COP.

COPW

COP Window — This write-once bit selects the COP operation mode. When set, the 0x55-0xAA write sequence

to the SRS register must occur in the last 25% of the selected period. Any write to the SRS register during the

first 75% of the selected period will reset the MCU.

0 Normal COP operation

1 Window COP operation (only if COPCLKS = 1)

ACIC

Analog Comparator to Input Capture Enable— This bit connects the output of ACMP to TPM1 input channel 0.

0 ACMP output not connected to TPM1 input channel 0.

1 ACMP output connected to TPM1 input channel 0.

T1CH1PS

TPM1CH1 Pin Select— This bit selects the location of the TPM1CH1 pin of the TPM1 module.

0 TPM1CH1 on PTB5.

1 TPM1CH1 on PTC1.

T1CH0PS

TPM1CH0 Pin Select— This bit selects the location of the TPM1CH0 pin of the TPM1 module.

0 TPM1CH0 on PTA0.

1 TPM1CH0 on PTC0.

HCS08 데이터시트(PDF) 71 Page - NXP Semiconductors

HCS08 데이터시트(HTML) 71 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL