| 전자부품 데이터시트 검색엔진 |
|
HCS08 데이터시트(PDF) 83 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HCS08 데이터시트(HTML) 83 Page - NXP Semiconductors |
|
83 / 316 page ![]() Chapter 6 Parallel Input/Output Control MC9S08SG8 MCU Series Data Sheet, Rev. 8 Freescale Semiconductor 83 6.6.1.7 Port A Interrupt Pin Select Register (PTAPS) 6.6.1.8 Port A Interrupt Edge Select Register (PTAES) 76 54 321 0 R 000 0 PTAPS3 PTAPS2 PTAPS1 PTAPS0 W Reset: 000 00 000 Figure 6-9. Port A Interrupt Pin Select Register (PTAPS) Table 6-8. PTAPS Register Field Descriptions Field Description 3:0 PTAPS[3:0] Port A Interrupt Pin Selects — Each of the PTAPSn bits enable the corresponding port A interrupt pin. 0 Pin not enabled as interrupt. 1 Pin enabled as interrupt. 76 54 321 0 R 000 0 PTAES3 PTAES2 PTAES1 PTAES0 W Reset: 000 00 000 Figure 6-10. Port A Edge Select Register (PTAES) Table 6-9. PTAES Register Field Descriptions Field Description 3:0 PTAES[3:0] Port A Edge Selects — Each of the PTAESn bits serves a dual purpose by selecting the polarity of the active interrupt edge as well as selecting a pull-up or pull-down device if enabled. 0 A pull-up device is connected to the associated pin and detects falling edge/low level for interrupt generation. 1 A pull-down device is connected to the associated pin and detects rising edge/high level for interrupt generation. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |