HCS08 datasheet(137/316 Pages) NXP

137 / 316 page

Analog-to-Digital Converter (S08ADCV1)

MC9S08SG8 MCU Series Data Sheet, Rev. 8

Freescale Semiconductor

137

result of the conversion is transferred to ADCRH and ADCRL upon completion of the conversion

algorithm.

If the bus frequency is less than the fADCK frequency, precise sample time for continuous conversions

cannot be guaranteed when short sample is enabled (ADLSMP=0). If the bus frequency is less than 1/11th

of the fADCK frequency, precise sample time for continuous conversions cannot be guaranteed when long

sample is enabled (ADLSMP=1).

The maximum total conversion time for different conditions is summarized in Table 9-12.

The maximum total conversion time is determined by the clock source chosen and the divide ratio selected.

The clock source is selectable by the ADICLK bits, and the divide ratio is specified by the ADIV bits. For

example, in 10-bit mode, with the bus clock selected as the input clock source, the input clock divide-by-1

ratio selected, and a bus frequency of 8 MHz, then the conversion time for a single conversion is:

NOTE

The ADCK frequency must be between fADCK minimum and fADCK

maximum to meet ADC specifications.

Table 9-12. Total Conversion Time vs. Control Conditions

Conversion Type

ADICLK

ADLSMP

Max Total Conversion Time

Single or first continuous 8-bit

0x, 10

20 ADCK cycles + 5 bus clock cycles

Single or first continuous 10-bit

0x, 10

23 ADCK cycles + 5 bus clock cycles

Single or first continuous 8-bit

0x, 10

40 ADCK cycles + 5 bus clock cycles

Single or first continuous 10-bit

0x, 10

43 ADCK cycles + 5 bus clock cycles

Single or first continuous 8-bit

s + 20 ADCK + 5 bus clock cycles

Single or first continuous 10-bit

s + 23 ADCK + 5 bus clock cycles

Single or first continuous 8-bit

s + 40 ADCK + 5 bus clock cycles

Single or first continuous 10-bit

s + 43 ADCK + 5 bus clock cycles

Subsequent continuous 8-bit;

fBUS fADCK

17 ADCK cycles

Subsequent continuous 10-bit;

fBUS fADCK

20 ADCK cycles

Subsequent continuous 8-bit;

fBUS  fADCK/11

37 ADCK cycles

Subsequent continuous 10-bit;

fBUS  fADCK/11

40 ADCK cycles

23 ADCK cyc

Conversion time =

8 MHz/1

Number of bus cycles = 3.5

s x 8 MHz = 28 cycles

5 bus cyc

8 MHz

= 3.5

s

HCS08 데이터시트(PDF) 137 Page - NXP Semiconductors

HCS08 데이터시트(HTML) 137 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL