SH7041A datasheet(590/923 Pages) RENESAS

부품명	SH7041A

상세설명	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

제조업체	RENESAS [Renesas Technology Corp]

홈페이지	http://www.renesas.com

Logo

590 / 923 page

552

Figure 15.7 shows an example of operation in the group-scan mode when AN0–AN2 are selected.

ADDRB

ADDRA

Channel 3

Channel 2

Channel 1

Channel 0

ADST

ADF

ADDRC

ADDRD

Sam-

pling

Sam-

pling

Sam-

pling

Conver-

sion

standby

Conversion standby

Sam-

pling

Sam-

pling

Sam-

pling

A/D

conver-

sion 1

A/D

conver-

sion 4

A/D

conver-

sion 2

A/D

conver-

sion 5

A/D

conver-

sion 3

Conversion

standby

Conversion standby

Conver-

sion

standby

Conver-

sion

standby

Cleared to 0 by software

Set to 1 by software

Conversion result 1

Conversion result 4

Conversion result 5

Conversion result 2

Conversion result 3

Conver-

sion

stopped

Figure 15.7 A/D Converter Operation Example (Group-Scan Mode)

15.4.5

Buffer Operation

When conversion ends on the relevant channel, the conversion result is stored in the ADDR, and

simultaneously, the previously stored result is transferred to another ADDR. Buffer operation can

be selected from the following:

• AN0 → ADDRA → ADDRB (Two-stage, one-group operation)

• AN0 → ADDRA → ADDRC, AN1 → ADDRB → ADDRD (Two-stage, two-group

operation)

• AN0 → ADDRA → ADDRB → ADDRC → ADDRD (Four-stage, one-group operation)

SH7041A 데이터시트(PDF) 590 Page - Renesas Technology Corp

SH7041A 데이터시트(HTML) 590 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL