MPC821 datasheet(16/242 Pages) NXP

16 / 242 page

OPERATING INSTRUCTIONS

MPC8XXFADS Design Specification—Rev 0.1

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

3 - OPERATING INSTRUCTIONS

3•1

INTRODUCTION

This chapter provides necessary information to use the MPC8XXFADS in host-controlled and stand-

alone configurations. This includes controls and indicators, memory map details, and software

initialization of the board.

3•2

CONTROLS AND INDICATORS

The MPC8XXFADS has the following switches and indicators.

3•2•1

ABORT Switch SW1

The ABORT switch is normally used to abort program execution, this by issuing a level 0 interrupt to

the

MPC. If the FADS is in stand alone mode, it is the responsibility of the user to provide means of

handling

the interrupt, since there is no resident debugger with the MPC8XXFADS. The ABORT switch signal

debounced, and can not be disabled by software.

3•2•2

SOFT RESET Switch SW2

The SOFT RESET switch SW2 performs Soft reset to the MPC internal modules, maintaining MPC’s

configuration (clocks & chip-selects) Dram and SDram contents. The switch signal is debounced, and

it is not possible to disable it by software. At the end of the Soft Reset Sequence, the Soft Reset

Configuration is sampled and becomes valid.

3•2•3

HARD RESET - Switches SW1 & SW2

When BOTH switches - SW1 and SW2 are depressed simultaneously, HARD reset is generated to

the MPC. When the MPC is HARD reset, all its configuration is lost, including data stored in the DRAM

or SDRAM and the MPC has to be re-initialized. At the end of the Hard Reset sequence, the Hard

Reset Configuration stored in BCSR0 becomes valid.

3•2•4

DS1 - Software Options Switch

DS1 is a 4-switches Dip-Switch. This switch is connected over EXTOLI(0:3) lines which are available

at BCSR, S/W options may be manually selected, according to DS1 state.

FIGURE 3-1 DS1 - Description

3•2•5

GND Bridges

There are 3 GND bridges on the MPC8XXFADS. They are meant to assist general measurements

DS1

EXTOLI0 Driven to ’0’

EXTOLI1 Driven to ’0’

EXTOLI2 Driven to ’0’

EXTOLI3 Driven to ’0’

EXTOLI0 Pulled to ’1’

EXTOLI1 Pulled to ’1’

EXTOLI2 Pulled to ’1’

EXTOLI3 Pulled to ’1’

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MPC821 데이터시트(PDF) 16 Page - NXP Semiconductors

MPC821 데이터시트(HTML) 16 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL