UPD17062 datasheet(173/298 Pages) RENESAS

173 / 298 page

171

µPD17062

14. RESET

The reset function is used to initialize device operation.

14.1

RESET BLOCK CONFIGURATION

Fig. 14-1 shows the configuration of the reset block.

Device reset is divided into reset by turning on VDD (power-on reset or VDD reset), and reset by CE pin (CE

reset).

The power-on reset block consists of a voltage detection circuit that detects the voltage applied to the VDD

pin, a power failure detection circuit, and a reset control circuit.

The CE reset block consists of a circuit that detects the rising edge of the signal input to the CE pin, and

a reset control circuit.

Fig. 14-1

Reset Block

XOUT

XIN

VDD

Power-on clear signal (POC)

Reset signal

IRES

RES

RESET

STOP instruction

Selector

Timer carry FF

Timer FF block

Power failure detection block

Scaler

BTM0CY

flag read

STOP

instruction

Voltage

detection

circuit

Control register

System register

Stack

Program counter

Forced halt by

timer carry FF

Rising edge

detection

circuit

Timer carry

disable FF

Reset

control

circuit

UPD17062 데이터시트(PDF) 173 Page - Renesas Technology Corp

UPD17062 데이터시트(HTML) 173 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL