UPD17062 datasheet(227/298 Pages) RENESAS

227 / 298 page

225

µPD17062

18.5

PHASE COMPARATOR (

φ-DET), CHARGE PUMP, AND UNLOCK DETECTION BLOCK

18.5.1

Configuration of the Phase Comparator (

φ-DET), Charge Pump, and Unlock Detection Block

Fig. 18-5 shows the configuration of the phase comparator (

φ-DET), charge pump, and unlock detection

block.

The phase comparator compares the phase of the output frequency “fN” of the programmable divider (PD)

with the reference frequency output “fr” of the reference frequency generator, and outputs the up request

signal (UP) or down request signal (DW).

The charge pump directs the output of the phase comparator to the error output pin (EO pin).

The unlock detection block consists of a delay control circuit and unlock flip-flop (FF). It detects the unlock

state of the PLL frequency synthesizer.

Sections 18.5.2, 18.5.3, and 18.5.4 explain the operation of the phase comparator, charge pump, and unlock

detection block, respectively.

Fig. 18-5

Configuration of the Phase Comparator, Charge Pump, and Unlock Detection Block

32H

22H

b1 b0

b2 b1

Control register

VDD

P-ch

N-ch

Address

Bit

Flag

symbol

Unlock detection block

Delay control

Unlock FF

Charge pump

Reference

frequency

generator

Programmable

divider

PLL disable signal

Phase comparator ( -DET)

UPD17062 데이터시트(PDF) 227 Page - Renesas Technology Corp

UPD17062 데이터시트(HTML) 227 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL