| 전자부품 데이터시트 검색엔진 |
|
WM8772SEDS/V 데이터시트(PDF) 16 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8772SEDS/V 데이터시트(HTML) 16 Page - Wolfson Microelectronics plc |
|
16 / 73 page ![]() WM8772EDS – 28 LEAD SSOP Production Data w PD Rev 4.2 October 2005 16 PAGES 12 TO 36 DESCRIBE THE OPERATION OF THE WM8772EDS 28 LEAD SSOP PRODUCT VARIANT. PAGES 37 TO 66 DESCRIBE THE OPERATION OF THE WM8772EFT 32 LEAD TQFP PRODUCT VARIANT. WM8772EDS – 28 LEAD SSOP MASTER CLOCK TIMING MCLK t MCLKL t MCLKH t MCLKY Figure 13 ADC and DAC Master Clock Timing Requirements Test Conditions AVDD, VREFP = 5V, DVDD = 3.3V, AGND, VREFN = 0V, AGND, DGND = 0V, TA = +25 oC, fs = 48kHz, DACMCLK and ADCMCLK = 256fs unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT System Clock Timing Information MCLK System clock pulse width high tMCLKH 11 ns MCLK System clock pulse width low tMCLKL 11 ns MCLK System clock cycle time tMCLKY 28 ns MCLK Duty cycle 40:60 60:40 Table 2 Master Clock Timing Requirements DIGITAL AUDIO INTERFACE – MASTER MODE LRC DOUT DIN1/2/3 WM8772 CODEC DSP/ ENCODER/ DECODER 3 BCLK Figure 14 Audio Interface - Master Mode |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |