| 전자부품 데이터시트 검색엔진 |
|
WM8772SEDS/V 데이터시트(PDF) 18 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8772SEDS/V 데이터시트(HTML) 18 Page - Wolfson Microelectronics plc |
|
18 / 73 page ![]() WM8772EDS – 28 LEAD SSOP Production Data w PD Rev 4.2 October 2005 18 DIGITAL AUDIO INTERFACE – SLAVE MODE LRC DOUT BCLK DIN1/2/3 WM8772 CODEC DSP ENCODER/ DECODER 3 Figure 16 Audio Interface – Slave Mode BCLK LRC t BCH t BCL t BCY DIN1/2/3 DOUT t LRSU t DS t LRH t DH t DD Figure 17 Digital Audio Data Timing – Slave Mode Test Conditions AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25 oC, Slave Mode, fs = 48kHz, MCLK = 256fs unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Audio Data Input Timing Information BCLK cycle time tBCY 50 ns BCLK pulse width high tBCH 20 ns BCLK pulse width low tBCL 20 ns LRC set-up time to BCLK rising edge tLRSU 10 ns LRC hold time from BCLK rising edge tLRH 10 ns DIN1/2/3 set-up time to BCLK rising edge tDS 10 ns DIN1/2/3 hold time from BCLK rising edge tDH 10 ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |