전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8772SEDS/V 데이터시트(PDF) 19 Page - Wolfson Microelectronics plc

부품명 WM8772SEDS/V
상세설명  24-bit, 192kHz 6-Channel Codec with Volume Control
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8772SEDS/V 데이터시트(HTML) 19 Page - Wolfson Microelectronics plc

Back Button WM8772SEDS/V Datasheet HTML 15Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 16Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 17Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 18Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 19Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 20Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 21Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 22Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 23Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 73 page
background image
Production Data
WM8772EDS – 28 LEAD SSOP
w
PD Rev 4.2 October 2005
19
Test Conditions
AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25
oC, Slave Mode, fs = 48kHz, MCLK = 256fs unless otherwise
stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DOUT propagation delay
from BCLK falling edge
tDD
0
10
ns
Table 4 Digital Audio Data Timing – Slave Mode
MPU INTERFACE TIMING
ML/I2S
MC/IWL
MD/DM
t
CSL
t
DHO
t
DSU
t
CSH
t
SCY
t
SCH
t
SCL
t
SCS
LSB
t
CSS
Figure 18 SPI Compatible Control Interface Input Timing
Test Conditions
AVDD = 5V, DVDD = 3.3V, AGND, DGND = 0V, TA = +25
oC, fs = 48kHz, DACMCLK and ADCMCLK = 256fs unless otherwise
stated
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
MC/IWL rising edge to ML/I2S rising edge
tSCS
60
ns
MC/IWL pulse cycle time
tSCY
80
ns
MC/IWL pulse width low
tSCL
30
ns
MC/IWL pulse width high
tSCH
30
ns
MD/DM to MC/IWL set-up time
tDSU
20
ns
MC/IWL to MD/DM hold time
tDHO
20
ns
ML/I2S pulse width low
tCSL
20
ns
ML/I2S pulse width high
tCSH
20
ns
ML/I2S rising to MC/IWL rising
tCSS
20
ns
Table 5 3-Wire SPI Compatible Control Interface Input Timing Information



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com