ATAM894 datasheet(22/97 Pages) ATMEL

22 / 97 page

4679D–4BMCU–05/05

ATAM894

Peripheral Modules

6.1

Addressing Peripherals

Accessing the peripheral modules takes place via the I/O bus (see Figure 6-1). The IN or OUT

instructions allow direct addressing of up to 16 I/O modules. A dual register addressing scheme

has been adopted to enable direct addressing of the primary register. To address the auxiliary

OUT) to the module address will read (or write into) the module primary register. Accessing the

auxiliary register is performed with the same instruction preceded by writing the module address

into the auxiliary switching module. Byte wide registers are accessed by multiple IN- (or OUT-)

instructions. For more complex peripheral modules, with a larger number of registers, extended

addressing is used. In this case a bank of up to 16 subport registers are indirectly addressed

with the subport address. The first OUT-instruction writes the subport address to the subaddress

subport.

Figure 6-1.

Example of I/O Addressing

Subaddress Reg.

Subport FH

I/O bus

Aux. Reg.

Bank of

Primary Regs.

Primary Reg.

(Address Pointer)

Auxiliary Switch

Module

Indirect Subport Access

to other modules

(Subport Register Write)

Example of

qFORTH

Program

Code

Addr. (ASW) = Auxililiary Switch Module Address

(Auxiliary Register Write)

Module ASW

Module M1

Module M2

Module M3

Subport EH

Primary Reg.

Subport 1

Subport 0

Dual Register Access

Single Register Access

Addr. (SPort) Addr. (M1) OUT

SPort_Data

Addr. (M1)

OUT

(Subport Register Read)

Addr. (SPort) Addr. (M1) OUT

Addr. (M1) IN

(Subport Register Write Byte)

Addr. (SPort) Addr. (M1) OUT

SPort_Data (lo) Addr. (M1)

OUT

SPort_Data (hi) Addr. (M1)

OUT

(Subport Register Read Byte)

Addr. (SPort) Addr. (M1) OUT

Addr. (M1) IN (hi)

Addr. (M1) IN (lo)

(Primary Register Write)

Prim._Data Addr. (M2) OUT

Addr. (M2) Addr. (ASW) OUT

Aux._Data Addr. (M2) OUT

(Primary Register Read)

Addr. (M2) IN

(Auxiliary Register Read )

Addr. (M2) Addr. (ASW) OUT

Addr. (M2) IN

(Auxiliary Register Write Byte)

Addr. (M2) Addr. (ASW) OUT

Aux._Data (lo) Addr. (M2)

OUT

Aux._Data (hi) Addr. (M2)

OUT

(Primary Register Write)

Prim._Data Addr. (M3) OUT

(Primary Register Read)

Addr. (M3) IN

Addr. (Mx) = Module Mx Address

Addr. (SPort) = Subport Address

Prim._Data = Data to be written into Primary Register

Aux._Data = Data to be written into Auxiliary Register

Aux._Data (lo) = Data to be written into Auxiliary Register (low nibble)

Aux._Data (hi) = Data to be written into Auxiliary Register (high nibble)

SPort_Data (lo) = Data to be written into Subport (low nibble)

SPort_Data (hi) = Data to be written into Subport (high nibble)

(lo) = SPort_Data (low nibble)

(hi) = SPort_Data (high nibble)

ATAM894 데이터시트(PDF) 22 Page - ATMEL Corporation

ATAM894 데이터시트(HTML) 22 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

데이터시트 다운로드

링크 URL