| 전자부품 데이터시트 검색엔진 |
|
ATAM894 데이터시트(PDF) 3 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATAM894 데이터시트(HTML) 3 Page - ATMEL Corporation |
|
3 / 97 page ![]() 3 4679D–4BMCU–05/05 ATAM894 3. Introduction The ATAM894 is a member of Atmel’s family of 4-bit single-chip microcontrollers. Instead of ROM it contains EEPROM, RAM, parallel I/O ports, two 8-bit programmable multifunction timer/counters, voltage supervisor, interval timer with watchdog function and a sophisticated on-chip clock generation with integrated RC-, 32-kHz and 4-MHz crystal oscillators. 4. Differences Between ATAM894 and ATARx90/x92 4.1 Program Memory The program memory of the MTP device is realized as an EEPROM. The memory size for user programs is 8192 bytes. It is programmed as 258 × 32-byte blocks of data. The implemented LOCK bit function is user selectable and protects the device from unauthorized read out of the program memory. 4.2 Configuration Memory An additional area of 64 bytes of the EEPROM is used to store information about the hardware configuration. All the options that are selectable for the ROM versions are available to the user. This includes not only the different port options but also the possibilities to select different capac- itors for OSC1 and OSC2, the option to enable or disable the hardlock for the watchdog, the option to select OSC2 instead of OSC1 as external clock input and the option to enable the external clock monitor as a reset source. Activating the options is performed by the reset cir- cuitry. Reset starts a download sequence to transfer the information from the memory into a shift register (configuration register). 4.3 Data Memory The ATAM894 contains an internal data EEPROM that is organized as two pages of 32 × 16 bit. If it is necessary to be compatible with the ROM parts, only one page must be used with the flash part. Also for compatibility reasons the access to the EEPROM is handled via the MCL (serial interface) as in the corresponding ROM parts. A behavioral difference that only needs to be considered for error handling can be seen, when the communication via the MCL is not termi- nated correctly. A missing STOP condition leads to a significantly higher current consumption for the ROM parts compared to the flash parts. A slightly different concept for the read amplifiers of the memory makes the flash part more tolerant in terms of communication errors. 19 BP41 I/O Bi-directional I/O line of Port 4.1 VMI voltage monitor input or T2I external clock input Timer 2 Input 20 BP42 I/O Bi-directional I/O line of Port 4.2 T2O Timer 2 output Input 21 BP43 I/O Bi-directional I/O line of Port 4.3 SD serial data I/O or INT3 external interrupt input Input 22 VSS – Circuit ground – Input 23 NC – Not connected – – 24 NC – Not connected – – Table 2-1. Pin Description (Continued) Pin Symbol Type Function Alternate Function Reset State |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |